On the issues of applying the hardware reduction algorithm to practical linear analog circuits

Pao Yue-kong Library Electronic Theses Database

On the issues of applying the hardware reduction algorithm to practical linear analog circuits


Author: Wong, Kwong-yin
Title: On the issues of applying the hardware reduction algorithm to practical linear analog circuits
Degree: M.Sc.
Year: 1997
Subject: Electric circuits, Linear
Linear integrated circuits
Electronic circuit design
Hong Kong Polytechnic University -- Dissertations
Department: Multi-disciplinary Studies
Pages: x, 139 p. : ill. ; 30 cm
Language: English
InnoPac Record: http://library.polyu.edu.hk/record=b1398100
URI: http://theses.lib.polyu.edu.hk/handle/200/1603
Abstract: A lot of studies and researches have been done on how to design fault-tolerant circuits in digital field but rarely in analog field. Actually, fault-tolerant design of analog circuits is more difficult than that of digital circuits. Abhijit Chatterjee has proposed a continuous checksums-based technique [1] that can address concurrent error detection and correction in linear analog circuits and hence the reliability of the original circuit is greatly improved. These checksums of time-varying functions are possible because the function of a linear analog circuit can be represented mathematically by a set of matrices to which checksum codes can be applied. For the purpose of an error detection, a fault is assumed to cause the value of a passive circuit component to deviate from its normal value, result in a line short or open or change the operating characteristics of the active components. If the specifying parameters of a linear analog circuit change due to a fault and the failed circuit behaves as a linear system, then error correction can be performed by compensating for the changed parameter values. Otherwise, partial correction is possible. Error detection and correction are performed by adding additional hardware to the linear analog circuit. However, hardware overhead is an important issue in the implementation of the algorithm. Ying-quan Zhou has addressed the issue and proposed an algorithm for reduction of hardware overhead in linear analog checker [2] so as to optimize the hardware required in building the linear analog checker. Nevertheless, the effectiveness, feasibility, difficulties and limitations of the algorithm in the implementation process for commonly used linear analog circuits in semiconductors' industries and electronics fields have not yet been addressed. The purpose of the dissertation is to address all these issues in the implementation of the hardware overhead reduction algorithm for linear analog checkers based on selected practical linear analog circuits. In addition, a software program will be established to implement the hardware overhead reduction algorithm by using MATLAB programming.

Files in this item

Files Size Format
b13981006.pdf 3.961Mb PDF
Copyright Undertaking
As a bona fide Library user, I declare that:
  1. I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
  2. I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
  3. I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.


Quick Search


More Information