

Copyright Undertaking

This thesis is protected by copyright, with all rights reserved.

By reading and using the thesis, the reader understands and agrees to the following terms:

- 1. The reader will abide by the rules and legal ordinances governing copyright regarding the use of the thesis.
- 2. The reader will use the thesis for the purpose of research or private study only and not for distribution or further reproduction or any other purpose.
- 3. The reader agrees to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.

IMPORTANT

If you have reasons to believe that any materials in this thesis are deemed not suitable to be distributed in this form, or a copyright owner having difficulty with the material being included in our database, please contact lbsys@polyu.edu.hk providing details. The Library will look into your claim and consider taking remedial action upon receipt of the written requests.

Pao Yue-kong Library, The Hong Kong Polytechnic University, Hung Hom, Kowloon, Hong Kong

http://www.lib.polyu.edu.hk

P-TYPE SEMICONDUCTOR TELLURIUM GROWTH AND HIGH-PERFORMANCE P-TYPE FIELD EFFECT TRANSISTOR FABRICATION

WANG CONG

PhD The Hong Kong Polytechnic University 2024

The Hong Kong Polytechnic University Department of Applied Physics

P-type semiconductor Tellurium growth and high-performance P-type field effect transistor fabrication

WANG Cong

A thesis submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy

December 2023

CERTIFICATE OF ORIGINALITY

I hereby declare that this thesis is my own work and that, to the best of my knowledge and belief, it reproduces no material previously published or written, nor material that has been accepted for the award of any other degree or diploma, except where due acknowledgement has been made in the text.

____(Signed)

<u>WANG Cong</u> (Name of Student)

Abstract

Complementary n- and p-type field effect transistors (FET) are the foundation of modern semiconductor electronics. Researchers have synthesized many kinds of n-type semiconductors to fabricate high performance n-type FETs. An elemental p-type twodimensional (2D) material (e.g., tellurene (Te)) has uncommon crystal structures and properties. Nevertheless, there are still many great challenges to grow high crystalline and large size Te by using conventional vapor deposition method.

Firstly, we design a Copper foil assisted alloy-buffer-controlled method to achieve the aligned, single crystalline Te with thickness thin to < 10 nm on mica substrate. The most significant role in this method is to form the Copper- Tellurene (Cu-Te) alloy. This alloy formation achieves the precursor distribution uniform both spatially and temporally which cannot be controlled in conventional vapor growth process. From transmission electron microscopy (TEM) characterization and theoretical calculations, we find that Te grows in the [110] direction along the [600] direction of mica substrate. This alignment growth is due to the lattice mismatch of Te and mica substrate is small to 0.15 % and their strong binding energy. The as-grown Te flakes shows smooth surface and high uniformity. This method successfully achieves the controlled growth of 2D Te.

Next in this thesis, we demonstrate a strategy to fabricate high performance p-type FETs. As the device size decreases down to nanoscale, the contact resistance becomes a dominant factor of device performance. Researchers have shown ultralow contact resistance for n-type two-dimensional (2D) semiconductors with indium, bismuth, and antimony. However, the low-resistance electrical contact to p-type 2D semiconductors proves to be very challenging, which makes it difficult to construct complementary devices. Here we introduce an ultrathin (1.2 nm) Selenium (Se) interfacial layer at the contact region. Se has the highest work function in the periodic table of elements, which greatly reduces the Schottky barrier height (SBH) with p-type semiconductors. The semiconducting characteristics of Se can also mitigate the gap states induced by common metal electrodes. With the Se interfacial layer of p-type WSe₂ transistors, the saturated current density increases from 17.78 µA µm-1 to 124.62 µA µm-1; and the contact resistance decreases from 10.2 k Ω ·µm to 2.2 k Ω ·µm. Lastly, we extended our Se interfacial layer contact methodology to other p-type semiconductors (black phosphorus (BP), semiconducting carbon tubes (CNT)), providing a reliable method to establish low-resistance electrical contact to nanoscale p-type semiconductors. The Se interfacial layer contact can also be applied to dry transfer method to fabricate p-type FETs, that has comparable device performances compared to transistors fabricated by Se interfacial layer deposition. Our results provide a great opportunity to fabricate ptype FETs array with easy implemented way.

In conclusion, we demonstrate a vapor deposition method by using a Cu-Te intermediate to successfully grow aligned Te with high crystalline. This method provides great potential for growing high quality and single crystalline Te flakes. We present a reliable method to reduce the contact resistance of p-type 2D transistors using



standard laboratory technology. By adopting the ultrathin Se interfacial layer with semiconducting characteristics and the highest work function, we successfully suppress the metal-induced gap states and substantially reduce the Schottky barrier height.

List of Publications

[1]. <u>Cong Wang</u>, Ziyuan Lin, Jianmiao Guo, Songhua Cai, Jianmin Yan, Jiewei Chen, Sijie Ma, Lin Xu, Qinqi Ren, and Yang Chai, Low-resistance contact to p-type semiconductors with Se interfacial layer, *under preparation*.

[2]. <u>Cong Wang</u> Chao Xu, Xuyun Guo, Ning Zhang, Jianmin Yan, Jiewei Chen, Wei Yu, Jing-Kai Qin, Ye Zhu, Lain-Jong Li, and Yang Chai, Alloy-buffer-controlled van der Waals epitaxial growth of aligned Tellurene, *Nano Res*, **2022**, 15, 5712–5718.

[3]. Ning Zhang[#], <u>Cong Wang[#]</u>, Jiewei Chen and Yang Chai, Oxygen reactivity regulation via double-exchange interaction for enhanced water oxidation, *Ecomat*, 2023, 5, e12290.

[4]. Bocheng Qiu,[#] <u>Cong Wang,[#]</u> Ning Zhang, Lejuan Cai, Yujie Xiong, and Yang Chai,
 CeO₂ Induced Interfacial Co²⁺ Octahedral Sites and Oxygen Vacancies for Water
 Oxidation, ACS Catal., 2019, 9, 6484-6490.

[5]. Juntan Yang, Xinpeng Shen, <u>Cong Wang</u>, Yang Chai, and Haimin Yao, Deciphering mechanical properties of 2D materials from the size distribution of exfoliated fragments. *Extreme Mechanics Letters*, **2019**, 29, 2352-4316.

[6]. Ziyuan Lin, <u>Cong Wang</u>, and Yang Chai, Emerging Group-VI Elemental 2DMaterials: Preparations, Properties, and Devices Applications, *Small*, 2020, 2003319.

[7]. Bangjie Shao, Tsz Hin Choy, Feichi Zhou, Jiewei Chen, <u>**Cong Wang**</u>, Yong Ju Park, Jong-Hyun Ahn, and Yang Chai, Crypto primitive of MOCVD MoS₂ transistors for highly secured physical unclonable functions, *Nano Res*, **2021**, 14, 1784–1788. [8]. Jing-Kai Qin, Feichi Zhou, Jingli Wang, Jiewei Chen, <u>Cong Wang,</u> Xuyun Guo, Shouxin Zhao, Yi Pei, Liang Zhen, Peide D. Ye, Shu Ping Lau, Ye Zhu, Cheng-Yan Xu, and Yang Chai, Anisotropic Signal Processing with Trigonal Selenium Nanosheet Synaptic Transistors, *ACS Nano*, **2020**, 14, 10018–10026.

[9]. Zhijun Ma, Qiyao Huang, Qi Xu, Qiuna Zhuang, Xin Zhao, Yuhe Yang, Hua Qiu, Zhilu Yang, <u>Cong Wang</u>, Yang Chai, and Zijian Zheng, Permeable superelastic liquidmetal fibre mat enables biocompatible and monolithic stretchable electronics, *Nat. Mater.*, **2021**, 20, 859–868.

[10]. Bocheng Qiu, <u>Cong Wang</u>, Jingli Wang, Ziyuan Lin, Ning Zhang, Lejuan Cai,
Xiaoming Tao, and Yang Chai, Metal-free Tellurene Cocatalyst with Tunable Bandgap
for Enhanced Photocatalytic Hydrogen Production, *Mater. Today Energy*, 2021,
21,100720.

[11]. Ning Zhang, <u>Cong Wang</u>, Jiewei Chen, Canyu Hu, Jun Ma, Xi Deng, Bocheng Qiu, Lejuan Cai, Yujie Xiong, and Yang Chai, Metal Substitution Steering Electron Correlations in Pyrochlore Ruthenates for Efficient Acidic Water Oxidation, *ACS Nano*, 2021, 15(5) 8537–8548.

[12]. Jing-Kai Qin, <u>Cong Wang</u>, Liang Zhen, Lain-Long Li, Cheng-Yan Xu, and Yang Chai, Van der Waals heterostructures with one-dimensional atomic crystals, *Prog. Mater. Sci.*, 2021, 122, 1000856.

[13]. Cheng-Yi Zhu, Zimeng Zhang, Jing-Kai Qin, Zi Wang, Cong Wang, Peng Miao, Yingjie Liu, Pei-Yu Huang, Yao Zhang, Ke Xu, Liang Zhen, Yang Chai, and Cheng-Yan Xu, Two-dimensional semiconducting SnP_2Se_6 with giant secondharmonic-generation for monolithic on-chip electronic-photonic integration, *Nat. Commun.*, **2023**, 14, 2521.

[14]. Jing-Kai Qin, Bing-Xuan Zhu, <u>Cong Wang</u>, Cheng-Yi Zhu, Ruo-Yao Sun,
Liang Zhen, Yang Chai and Cheng-Yan Xu, Heterosynaptic Plasticity Achieved by
Highly Anisotropic Ionic Migration in Layered Li_xMoO₃ for Neuromorphic Application, *Adv. Electron. Mater.*, **2022**, 8, 2200721.

[15]. Weixin Li, Jianmin Yan, <u>Cong Wang</u>, Ning Zhang, Tsz Hin Choy, Su Liu, Lei Zhao, Xiaoming Tao, and Yang Chai, Molecule bridged graphene/Ag for highly conductive ink, *Sci. China Mater.*, **2022**, 65(10): 2771-2778.

[16]. Jiewei Chen, Ting Zhang, Jingli Wang, Lin Xu, Ziyuan Lin, Jidong Liu, Cong Wang, Ning Zhang, Shu Ping Lau, Wenjing Zhang, Manish Chhowalla, and Yang Chai, Topological phase change transistors based on tellurium Weyl semiconductor, *Sci Adv*, 2022, 8, eabn3837.

[17]. Ziyuan Lin, Jingli Wang, Jiewei Chen, <u>Cong Wang</u>, Jidong Liu, Wenjing Zhang, and Yang Chai, Two-Dimensional Tellurene Transistors with Low Contact Resistance and Self-Aligned Catalytic Thinning Process, *Adv. Electron. Mater.*, 2022, 8, 2200380.

[18]. Fuyou Liao, Zheng Zhou, Beom Jin Kim, Jiewei Chen, Jingli Wang, TianqingWan, Yue Zhou, Anh Tuan Hoang, <u>Cong Wang</u>, Jinfeng Kang, Jong-Hyun Ahnand

Yang Chai, Bioinspired in-sensor visual adaptation for accurate perception, Nat.

Electron., **2022**, 5, 84-91.

Acknowledgements

My PhD study in the Hong Kong Polytechnic university is coming to an end. As this thesis is completed, I would like to express my gratitude to all those people who offered me their kind help and constructive suggestions in my PolyU studies.

First and foremost, I wish to convey my deepest appreciation to my supervisor Prof. CHAI Yang, for his valuable suggestions, encouragement and unwavering support during my PhD study. Prof. CHAI emphasized that as PhD students, we should not only have hard skills, but also master soft skills such academic writing and presentations. He always encourages our group member discuss together to have effective communication. In addition, whenever, I encountered difficulties, he was always able to provide effective advice timely and encourages me to try more. Without Prof. CHAI's help, it is impossible to complete my thesis.

Secondly, I would like to express my gratitude to thank my group members and friends to Dr. Ziyuan Lin, Dr. Lejuan Cai, Dr. Feichi Zhou, Dr Jiewei Chen, Dr. Fuyou Liao, Dr. Bangsen Ouyang, Dr. Jingkai Qin, Dr. Jingli Wang, Dr. Weixin Li, Dr. Yue Zhou, Ms Tianqing Wan, Ms Sijie Ma, Ms. Yongxin Lye, Ms. Gaofei Lu, Ms. Hongye chen, Mr. jianmin Yan, Mr. Jianmiao Guo. Thanks for all their kind help and assistance and I really enjoy my study and lift in polyu. Meanwhile, I would like to give my thanks to the technicians, Dr. Terence Wong, Dr. Hardy Lui, Dr. WONG Hon Fai, Mr. CHAN Tsz Lam, Ms. Ho Wing Man, Ms. Joyce LAU, Ms. Pendy HO. They offered me comprehensive guidance within the facility and support my study. Then I would like to express special appreciation to my dear boyfriend. I deeply appreciate his companionship, particularly during my depressed moments.

Finally, I'd like to express my deepest gratitude to my beloved parents for their selfless love and unreserved support. Thanks for their unconditional support, understanding, encouragement and company over the years. My Ph.D. journey would have been possible without their endless love. While others care about how far I've gone, they only care about whether I'm happy and healthy. Regardless of where I am, home is my warm harbor.



Table of Contents

Abstract I
List of PublicationsIV
AcknowledgementsVIII
Table of ContentsX
List of FiguresXIII
Chapter 1 Introduction1
1.1 Background1
1.2 Introduction to p-type Tellurium7
1.2.1 Properties of Te7
1.2.2 Device applications of Te9
1.2.3 Recent progress of Te growth12
1.3 Contact engineering for field effect transistors16
1.4 Research Objectives20
1.4.1 Untra-thin 2D Te growth20
1.4.2 P-type contact engineering21
1.5 Structure of Thesis21
Chapter 2 Alloy-buffer-controlled van der Waals epitaxial growth of aligned
tellurene
2.1 Introduction24
2.2 Methods

2.2.1 Material growth
2.2.2 Mater characterization
2.2.3 Preparation of TEM samples26
2.2.4 DFT calculations
2.3 Results and discussion
2.3.1 Alloy-buffer-controlled growth
2.3.1 Van der Waals Epitaxy Growth of Tellurene
2.4 Conclusion43
Chapter 3 Low-resistance contact to p-type semiconductors with Se interfacial
layer45
3.1 Introduction45
3.2 Methods47
3.2.1 Mechanical cleaving WSe ₂ and BP films47
3.2.2 Device fabrication
3.2.3 Semiconducting CNT film preparation and Device fabrication .48
3.2.4 Material Characterization
3.2.5 Schottky barriers extraction
3.2.6 DFT calculations
3.2.7 Analysis of specific contact resistance with the transmission line
method51
3.2.8 Analysis of specific tunneling resistivity

3.2.9 Velocity saturation analysis in Au-Se-WSe ₂ transistors53
3.3 Results and discussion54
3.3.1 Semiconducting Se interfacial layer with high work function54
3.3.2 Se interfacial layer between metal and p-type semiconductor57
3.3.3 Electrical performances p-type WSe ₂ transistors65
3.3.4 Benchmark of p-type transistors with Se interfacial layer74
3.4 Summary79
Chapter 4 Conclusions and Outlooks
Reference

List of Figures

Figure 1.1 The number of publications about 2D materials in recent years ^[13] 3
Figure 1.2 The device applications based on 2D TMDs materials ^[16] 4
Figure 1.3 Basic device structure of FETs and typical electrical characteristic. (a)
The diagram of typical 2D materials-based FETs, highlighting the
counterparts of the device. (b) The transfer curve of n-type FET under
different gate bias. The subthreshold regime is marked. (c) The output curves
of the device with three regimes
Figure 1.4 Crystal structure and electronic structure of Te (a) side view of Te
structure. (b) The indirect band gap of Te with different number of layers. (c)
The band structure of bulk Te with a gap of 0.31 eV. (d) The band gap of
bilayer Te8
Figure 1.5 The device applications of Te. (a) The transfer curve of p-type Te
FTEs ^[12] . (b) The Te-based near-infrared photodetector ^[18] . (c) The Te-based
device structure and pin-out diagram ^[24] . (d) Power conversion efficiency of
Te-based solar cell ^[27] . (e) Images of the diffraction rings of Te-based
photodiode ^[28] 10
Figure 1.6 One-dimensional Te samples prepared by solution and vapor methods.
(a) The 1D Te morphology prepared by hydrothermal method by polymer
assistance under different PH value ^[14] . (b) The growth mechanism of Te
nanobelts with orthotelluric acid reduction ^[19] (c) The Te nanotubes growth

mechanism ^[22] . (d) The morphology of Te nanobelts from H_2O and Al_2Te_3
reaction ^[25] 13
Figure 1.7 Two-dimensional Te samples prepared by solution and vapor methods.
(a) Te flakes prepared by reduction of sodium tellurite ^[12] . (b) The optical
image of Te films ^[21] . (c) Schematic of hexagonal 2D Te flakes on flexible
mica substrates ^[23] . (d) The schematic of Te growth by reduction of $TeO_2^{[26]}$.
Figure 1.8 Recent works for n-type contact engineering. (a) The device structure
of MoS2 FETs using Bi contact. (b) The MIGS comparison between Bi
contact and Au contact. (c) The transfer characteristics of different contacts ^[11] .
(d) Te transfer characteristics of Sb contacted MoS_2 FETs. (e) The contact
resistance measured by transmission line method. (f) The cross-sectional
image of Sb-MoS ₂ ^[17] 17
Figure 1.9 Recent works for p-type contact engineering (a) The cross-sectional

Figure 2.1 The schematic diagram of Te growth by CVD process in a tube furnace.
The precursor is Te particles located in the upstream. The substrate is put on
the high temperature center
Figure 2.2 The images of transparent mica substrate and Cu foil. The mica
substrate is put onto the top of Cu foil with close distance for space confined
growth
Figure 2.3 The detailed growth steps of Te growth with different paths
Figure 2.4 The experimental results of Te growth with and without Cu foil. (a)
The optical image of Te flakes on mica substrate. With Cu foil assisted growth,
the triangle Te flake can be observed on mica substrate after growth. (b) The
optical image of mica substrate without using Cu foil. No Te flakes are
observed. The scale bar is 10µm31
Figure 2.5 The temperature-dependent of Te growth. As temperature increases,
the thickness increase. The optimal growth temperature is around 600 °C. 32
Figure 2.6 The time-dependent of Te growth. As growth time duration, the
thickness increase. The optimal growth time is around 10 minutes
Figure 2.7 Material characterizations of as-grown Te flakes. (a)The AFM image
of Te with thickness of ~10 nm. (b)Raman spectra of Te flake showing three
vibration modes. (c) The TEM image of triangle Te flake. The scale bar is 0.5
μm. (d) The HRTEM of Te flake. The scale bar is 1 nm

Figure 2.8 The optical image of Te on mica substrate by using Cu foil that have
been used as source
Figure 2.9 The binary phase diagram of Te and Cu. At the range from 600°C to
1000°C, the Cu-Te alloy can form
Figure 2.10 Material characterization of Cu foil after growth. (a) Cu foil before
and after growth. Obviously, the foil is golden before growth but transmute
into black, indicating the chemical reaction between Te and Cu. (b) The
elemental analysis of Cu foil. (c) The SEM-EDS mapping of Cu foil after
growth. (d) The XRD patterns of Cu foil after growth
Figure 2.11 The statistic distribution analysis of Te on mica substrate. The two
orientations are indicated by triangles of different colors (Inset)
Figure 2.12 The lattice relationship between mica and Te. (a) The side view of
mica lattice structure. (b) The schematic of Te and mica lattice structure. (c)
The calculation model of Te on mica
Figure 2.13 The theoretical calculation of Te on mica. (a-g) The calculation
models of Te on mica surface with different angles. All the structures all fully
relaxed. (h) The calculation of binding energy as the function of the angles.
Figure 2.14 The simulated and experimental diffraction patterns. (a-c) The
simulated diffraction patterns of mica, Te and overlapped Te-mica. (d-f) the

experimental diffraction of combined Te-mica......42

- Figure 3.1 semiconducting Se interfacial layer. (a) The DOS and band diagram of common metal and p-type semiconductors. The shaded purple area and light blue are the electron-occupied states of common metal and p-type semiconductors, respectively. The gray area shows the gap region of p-type semiconductors. After contact, MIGS (navy area) and Schottky barrier are easily formed because of the wave function perturbation by common metal, resulting in the Fermi level pinned at the band gap of p-type semiconductors. (b) The DOS and band diagram of semiconducting Se and p-type semiconductors. The shaded purple area and light blue are the electronoccupied states of Se and p-type semiconductors. Because the DOS of semiconducting Se near the Fermi level is fewer than that of metal, the MIGS can be effectively suppressed. After rehybridizations of the semiconductor's pristine wavefunctions with these few states of Se, the new induced states are fewer than semiconductor contact with metal, results in suppressing Fermi Figure 3.2 The energy band diagrams of common contact metals with respect to Figure 3.3 The cross-sectional schematic of the transistor with Se interfacial layer. Figure 3.4 Se interfacial layer for low-resistance contact. (a,b) The cross-sectional
 - STEM image of the Au-WSe2 contact and Au-Se-WSe2 contact. (c) Zoom-in

atomic-resolution image of the marked area in b. (d-f) Corresponding EDS
elemental mappings of the cross-sectional Au-Se-WSe2 show the spatial
distributions of elements Au, Se and W
Figure 3.5 Density of state of pristine Se and Au contacted Se
Figure 3.6 The shift of XPS spectra comparison of pristine Se and Au contact Se.
After Au is contacted with Se, the Se 3d peaks of the XPS spectra shows a
0.6 eV shift, suggesting an increase in the electron concentration of Se due to
doping by Au59
Figure 3.7 Theoretical calculation of MIGS. (a) The DOS of pristine WSe ₂ . (b)
Metallic Au shows high states near the Fermi level. (c) The DOS of WSe ₂
after contact Au. (d) The DOS of WSe ₂ after contact Au with Se interfacial
layer60
Figure 3.8 Theoretical calculation of MIGS. The change of MIGS comparison of
Au contact and Au-Se contact. The blue bars represent the change of gap
states induced by Au. The pink bars represent the gap states induced with Se
interfacial layer. The gap states of each orbital of WSe ₂ induced by Au-Se is
interfacial layer. The gap states of each orbital of WSe ₂ induced by Au-Se is obviously smaller than without Se interfacial layer61
 interfacial layer. The gap states of each orbital of WSe₂ induced by Au-Se is obviously smaller than without Se interfacial layer
 interfacial layer. The gap states of each orbital of WSe₂ induced by Au-Se is obviously smaller than without Se interfacial layer

density (right panel) of Au-Se-WSe2 and Au-WSe2 in the atomic structure

- - FETs. (a, b) Comparison of transfer characteristics and output curves of Au-

Figure 3.12 The electrical characteristics of WSe₂ transistors. (a,b) 1 μ m channel length WSe₂ transistor. Inset to a, SEM image of the 1 μ m Lch Au-Se-WSe₂ FET. The scale bar is 500 nm. (c,d) 0.5 μ m channel length WSe₂ transistor. Inset to c, SEM image of the 0.5 μ m Lch Au-Se-WSe₂ FET. Inset to c, SEM image of the 0.5 μ m Lch Au-Se-WSe₂ FET. The scale bar is 250 nm. The 1- μ m-length channel of Au-Se-WSe₂ transistors exhibit high ON-state current density of 28.12 μ A μ m⁻¹ than Au-WSe₂ transistors (6.04 μ A μ m⁻¹) at Vds = 1.5 V. With the channel length further reduce to 0.5 μ m, the ON-state current of Au-Se-WSe₂ transistors increase to 59.48 μ A μ m⁻¹. The ON-state current of Au-WSe₂ transistor also increase to 14.36 μ A μ m⁻¹ at Vds = 1.5 V, but still lower than Au-Se-WSe₂ transistor with a same channel length The Au-Se-WSe₂ FETs present larger ON-state current density and earlier saturation. 69 Figure 3.13 The device-to-device variation analysis. (a) Transfer curves of 50 WSe₂ FETs. (b) ON-state current histogram of devices......70

- Figure 3.16 Low temperature characteristics of Au-Se-WSe₂ FETs. (a) The temperature-dependent characteristics of linear transfer curves of Au-Se-WSe₂ FETs with Lch = 4 μ m. The drain current increases with the temperature decrease owing to the reduction of phonon scattering. (b)



Chapter 1 Introduction

1.1 Background

The discovery of graphene and other two-dimensional (2D) materials have been a significant cornerstone in next-generation nano-electronics for semiconductor scaling down to nano-scale due to their layered structure and unique properties. The increasing trend of 2D research are reported^[13]. These 2D materials play significant role in future nanoelectronics, optoelectronics and ultra-thin flexible devices. However, zero band gap quite limits its applications. In that case, the graphene-like 2D transition metal dichalcogenides (TMDS) like molybdenum disulphide (MoS₂), tungsten disulphide (WS₂) etc come into the researcher's field of vision. TMDs with the formula MX₂ (where M = transition metal and X = chalcogen), such as MoS₂, WS₂, and WSe₂, have recently attracted many interests due to their wide-ranging applications in electronics, optoelectronics and electrocatalytic, which is because their semiconducting properties can be tailored and their layer-dependent band gap properties^[13, 16, 29-43].

The 2D layered materials could be synthesized through top-down and bottom-up methods. Among top-down method, mechanically exfoliation is one of the most widely used method to get few layer films from bulk phase^[44-48]. From this method, the graphene has firstly been discovered in 2004 by Geim and his student Novoselov who were both won the Noble prize in 2010 because of the discovery of graphene^[33]. After the discovery of graphene, many other graphene-like 2D materials have been also

searched and studied like MoS₂, MoSe₂, WSe₂ etc. Mechanical exfoliation is widely used because this method is much easier than other methods to acquire the thin flake, but the thickness and size are random which limit the applications of such 2D layered materials. Regarding to bottom-up synthesis method, there are two methods usually used which is hydrothermal synthesis and vapor phase deposition process respectively. In traditional hydrothermal reaction process, MoS₂ is often synthesized in a Tefloncoated autoclave from different Mo and S precursors with deionized water as solvent. The generally used Mo precursors are (NH₄)₆Mo₇O₂₄, MoO₃, and Na₂MoO₄, and S precursors include NH2CSNH2, elemental sulfur, KSCN, Na2S2O3 etc. After hydrothermal reaction, the nanostructure MoS₂ (nanosheet, nanoflower, nanoparticles etc) can be successfully synthesized from all these precursors mentioned but the topography and thickness are both difficult to be well controlled^[49-54]. Another inevitable shortcoming is that these as-synthesized nano materials have poor crystallinity and large number of defects which show poor properties that greatly affect the applications of the as-synthesized nanomaterials. Intercalation method is another top-down process to get 2D TMDS because they have weak vdW interlayer interactions to be intercalated^[55-58]. There are many intercalation methods like gaseous, nonelectrochemical solution and electrochemical methods. For gaseous intercalation methods, alkali metal, halogen compounds, and some organic molecular are usually to be intercalated into these layered materials at different temperature regarding to both non-electrochemical solution and electrochemical methods, there would be chemical



Figure 1.1 The number of publications about 2D materials in recent years^[13].

reaction during the intercalation which will introduce strong doping in the layer or between the two sandwiches layer. These shortcomings greatly limit the device applications of these materials from intercalation methods. Nevertheless, vapor phase deposition is a common way to grow large scale, high quality and thickness-tunable layers. Many research groups have reported the vapor phase deposition to synthesize the library of TMCDS, especially for Liu Zheng's group. They demonstrated a general growth process to grow hundreds of TMDS. The salt (NaCl, KCl) was introduced to the growth system aims to decrease the melting point of the metal precursors due to the formation of the metal oxychlorides which has lower melting point comparing to the pure metal or metal oxide. This universal salt-assisted chemical vapor deposition method not only can grow TMDS, but also their heterostructures with high crystallinity and less defects, which quite meaningful for exploring emerging materials and their applications^[43]. However, the as synthesized library of TMDS do not have large scale. The reason may be the growth conditions are difficult to be controlled because there are many impact parameters (growth temperature, growth time, carrier gas, gas flow, system pressure etc) during the material grow process^[59-63]. Hence, the wafer scale synthesis and thickness-tunable synthesis of such 2D layered materials are still challenging. To explore new and universal material synthesis methodology is urgent for next generation integrate circuit applications. Apart from these TMDs, emerging elemental two-dimensional materials joined two-dimensional world such as stanene, phosphorene, borophene, tellurene which have attracted great attention^[64-84].



Figure 1.2 The device applications based on 2D TMDs materials^[16].

2D materials are considered attractive for multiple applications, including high performance electronics, photonics, sensing, energy devices, topological insulator and neuromorphic computing applications^[85-88]. These applications are inspired by their unique properties such as mechanical strength, tunable electronic structures, optical transparency, sensor sensitivities etc. Field effect transistor (FET) is one of the most important devices applications of TMDS in modern integrated circuits and chips^[89-93]. A traditional FET device has four main parts, source, drain, gate and channel materials^[94]. The working mechanism is that the current flowing from source to the drain is controlling by the gate voltage. Usually, two main figures are used to illustrate the performances of a FET device, which are transfer curve and output curve. Transfer curve (Id-Vg) is detecting the source drain current by applying a gate voltage bias and output curve is the relationship between the source-drain current and the source-drain voltage at various gate voltage. From these two curves, the basis properties could be analyzed, like the on-off ratio, subthreshold slope, threshold voltage, carrier mobility. On-off ratio is the current ratio between the on-state current and off-state current. The larger on-off ratio, the better device regulation. The subthreshold slope is the slope in the subthreshold region. The threshold voltage is the value of the gate voltage when the device transfers from off state to on state. Carrier mobility is another important factor to estimate the electrical properties of a transistor. A field effect transistor fabrication process is following. The most easily fabricated FET is back-gate transistor, which is just to deposit the source and drain onto the material on a dielectric layered deposited



Figure 1.3 Basic device structure of FETs and typical electrical characteristic. (a) The diagram of typical 2D materials-based FETs, highlighting the counterparts of the device. (b) The transfer curve of n-type FET under different gate bias. The subthreshold regime is marked. (c) The output curves of the device with three regimes.

semiconductor substrate. Another common structure of transistor is top-gate transistor, which is just deposit the dielectric layer on the top of the channel material, rather than on the bottom of the channel^[95-100]. These two structures of transistors are most fabricated and reported in recent papers. Electrical contact plays a dominant role in determining the performance of nanoscale devices. To establish low-resistance electrical contact to n-type two-dimensional (2D) semiconductors, researchers have adopted semimetal electrodes with low carrier density near their Fermi level and low work function^[101, 102], including Bismuth (Bi)^[103], Antimony (Sb)^[17, 104]. However, it is still quite challenging to achieve low-resistance contact to p-type 2D semiconductors. Therefore, we focus our research on high performance p-type FET fabrications.

1.2 Introduction to p-type Tellurium

Among all the two-dimensional materials, the two-dimensional materials with the simplest elements are the most attractive. As an emerging two-dimensional single-layer material of group VIA elements, tellurene (Te) exhibits many exciting fundamental properties compared with phosphorene, graphene, and molybdenum disulfide, such as chemical and mechanical stability, band gap, and high carrier mobility. In addition, in further exploration, it was found that tellurene or tellurene based devices have excellent thermoelectric properties, piezoelectric properties, quantum Hall effect, and excellent optical properties, especially nonlinear optical properties, etc. The properties of tellurene can be tuned by strain, defect, edge and heterojunction effects^[105-112]. Given so many unique properties, tellurene has attracted great interest since it was successfully predicted and prepared^[113-115].

1.2.1 Properties of Te

Compared to its bulk counterparts, the 2D tellurium shows unique electronic and optical properties. Te is hexagonal crystal structure with helical chains along c-axis by the covalent bonding. It is easier for tellurium to form one dimensional chains and thick layers due to its unique crystal structure and strong interlayer force. Through the combination of DFT calculations and experiments, it is found that 2D Tellurium has a three-phase (α -, γ -Te) and tetragonal (β -Te) structure^[115]. The formation mechanism of different phase is determined by the multivalency of Te. The α -Te and γ -Te phases

exhibit triplet and sixfold coordination structures, respectively. However, the β -Te phase has three-fold and four- fold coordination structures, and these findings suggest that Te has a variety of bond structures. Among these different crystal structures of Te, α -Te is confirmed as the most stable phase, and we focus on this phase study.

Te consists of chains of atoms in a triangular helix that is stacked together by van der Waals forces in a hexagonal array and has a 1D crystal structure instead of a layered 2D van der Waals structure. Furthermore, Te atoms only form covalent bonds with the two nearest neighbor Te atoms in the helical chain has a layered structure with strong



Figure 1.4 Crystal structure and electronic structure of Te (a) side view of Te structure. (b) The indirect band gap of Te with different number of layers. (c) The band structure of bulk Te with a gap of 0.31 eV. (d) The band gap of bilayer Te.

chemical bonds within the layers. When viewed along the x-axis, the sawtooth layers can be seen to stack together to form a three-dimensional structure through van der Waals forces.

1.2.2 Device applications of Te

2D tellurium has great application potential in high-performance 2D materialbased electronic and optoelectronic devices^[28, 116-122]. Thermally synthesized, environmentally stable quasi-two-dimensional tellurium nanofilms have been applied in mid-infrared photodetectors^[123]. Prof Peter Ye's team introduced a high-performance field-effect transistor based on a solution synthesis method to prepare two-dimensional tellurium nanosheets. When the channel length is 3 μ m, the drain current exceeds 300 mA/mm, and the on off ratio is about 10^5 . When the sample thickness is about ~15 nm, the field effect mobility at room temperature is about 700 $\text{cm}^2/\text{V/s}$. At the same time, the two-dimensional tellurium exhibited excellent air stability, and the leakage current changed slightly after 55 days of exposure to the air without any encapsulation treatment. Maximum drain current exceeding 1.06 A/mm achieved by further reducing the channel length^[12]. Other research teams also introduced the use of Au/Al₂O₃ optical cavity substrate to further enhance the absorption of the device. In addition, by adjusting the thickness of the Al₂O₃ spacer layer, the photo response wavelength of the device can be tuned from 1.4 µm (13 A/W) to 2.4 µm (8 A/W), and the non-zero photoresponsivity is as high as 3.4 µm. The responsivity as a function of various laser




Figure 1.5 The device applications of Te. (a) The transfer curve of p-type Te FTEs^[12].
(b) The Te-based near-infrared photodetector^[18]. (c) The Te-based device structure and pin-out diagram^[24]. (d) Power conversion efficiency of Te-based solar cell^[27]. (e) Images of the diffraction rings of Te-based photodiode^[28].

wavelengths was measured at temperatures of 78 K and 297 K. The responsivity peaked at λ =1.7 µm, which was 27 A/W (78 K) and 16 A/W (297 K), respectively. The corresponding calculated specific detectives are 2.6×10¹¹ and 2.9×10⁹ at 78 and 297 K, respectively. The increase in specific detectivity at 78 K is due to more effective suppression of noise currents than at room temperature, which is inversely proportional to specific detectivity^[18]. These results demonstrate that the solution fabricated 2D-Te nanosheets are suitable for high-performance photodetection covering the entire nearinfrared band. A metal-tellurene-metal terahertz photodetector was also prepared, realizing light detection under millimeter-terahertz waves. The results show that the



terahertz photodetector based on logarithmic antenna tellurene has a high photoresponsivity (40 mA/W, 0.12 THz) at zero bias, a response time of 8 µs, and noise equivalent power (NEP) is 4 pW·Hz^{-0.5}. The research results provide a new development path for high-performance room temperature terahertz light detection. Field-effect transistors based on two-dimensional tellurium have high uniformity, making it possible to be further applied to logic gates and circuits. The author's team introduced a logic gate and circuit based on a p-type two-dimensional tellurium field effect transistor. The gains obtained under Vdd=1 and 2 V are 22 and 38, respectively. Furthermore, as the number of FETs in the loop increases from 35 to 39, the maximum output voltage loss decreases from 6 % to 3 %. Many experimental and theoretical studies have shown that two-dimensional tellurium has superior thermoelectric properties, which is conducive to the further development of a new generation of thermoelectric devices based on two-dimensional tellurium. Some research introduced a thermoelectric device based on two-dimensional tellurium. When the incident light power is 3 mW, the current generated by the thermoelectric device is as high as 3 µA, which is much larger than previous reports^[24]. In addition, 2D tellurium can also be applied to solar cells and achieve a high energy conversion efficiency of 20.8 %^[27]. Due to the strong interaction between light and matter from the visible to infrared range, unique 2D Te-based nonlinear photonic devices with room temperature stability can be applied as photonic diodes and all-optical switches. These photonic diodes can be used in nonreciprocal optics propagation of telecommunications or integrated photonics. For

all-optical switching operation, the "ON" and "OFF" modes can be successfully realized in 2D Te-based light-modulating optical devices^[28]. Due to the apparent two-photon absorption behavior with large energy excitation in the visible light range, tellurene can be used as an optical limit material to protect sensitive optical devices and human eyes^[124].

1.2.3 Recent progress of Te growth

To expand the device applications of Te, develop high crystalline and large size of Te film is necessary. As mentioned, due to the unique crystal structure of Te, it is usually to form the 1D structure and 2D structure growth is still challenging.

1.2.3.1 1D structure of Te growth

Solution synthesis method is commonly used to synthesize nano materials. Mayers team reduced orthotelluric acid or tellurium dioxide using hydrazine. This process was carried out at a range of temperatures from 90 to 200 °C^[19]. This method can form 1D structures, exhibiting various morphologies (spines, filaments, needles and tubular structures) by different temperatures. Another hydrothermal process was also reported to form Te nanobelts^[14]. By disproportionation of sodium tellurite in aqueous ammonia with a temperature of 180 °C, the thickness of the as-synthesized Te nanobelts thin to 8 nm with width of 30 to 500 nm. During the hydrothermal process, the polymer surfactant such as poly (vinyl pyrrolidone) (PVP) and poly (vinyl alcohol) (PVA) has been as assistant. With the assistance of these polymers, the 1D Te morphology can be

modulated by amount of the polymer assistance. The solution method is usually used because of its low reaction temperature and easier modulation process. However, there are many parameters like precursor concentrations, reaction temperature, pressure, polymer surfactant and amount etc can affect the final morphology of the results. In addition, the residues after hydrothermal process can also affect the material quality and characteristics.



Figure 1.6 One-dimensional Te samples prepared by solution and vapor methods. (a) The 1D Te morphology prepared by hydrothermal method by polymer assistance under different PH value^[14]. (b) The growth mechanism of Te nanobelts with orthotelluric acid reduction^[19] (c) The Te nanotubes growth mechanism^[22]. (d) The morphology of Te nanobelts from H₂O and Al₂Te₃ reaction^[25].

Vapor deposition is another method to grow 1D materials. Due to the unique of quasi 1D structure of Te, one early research reported that by sublimation of solid Te precursor, the Te whiskers can be achieved by controlling the temperature of the growth substrate^[125]. Another similar work also reported the Te microtubes by Te powder evaporation. The Te chains pack together then form the tube morphology, with the diameters of hundred micrometers and length of centimeter scale^[22]. Chemical vapor deposition (CVD) method to grow Te nanobelts with thickness of 10-20 nm has also been demonstrated using H₂O and Al₂Te₃^[25]. This reaction temperature is 500°C using Ar as carrier gas.

The conventional hydrothermal process and vapor deposition method have been successfully used to grow 1D Te. The morphology of the Te products is influenced by many parameters, such as growth temperature, precursor, carrier gas etc. In addition, the products of Te samples are usually limited to 1D structures, that limit the development of 2D Te growth and applications.

1.2.3.2. Growth of 2D Te

After realizing that 1D Te is difficult to controlled growth, several research works focus on solve this problem. Wang's group demonstrated a solution method by using hydrazine hydrate assisted with PVP ligand in alkaline solution through a reduction of sodium tellurite at temperature ant the range of 160 to 200 °C^[12]. This method has successfully achieved large size, high-quality 2D Te flakes. The thickness of the as-

thickness of Te products can be further reduced. In this method the PVP amount is essential to the product of the Te morphology. A suitable level of PVP concentration can control the growth rate, promoting the 1D Te to 2D growth. The 1D growth of Te is dominated by the kinetic effect, while the 2D growth is the balance of both thermodynamic and kinetics. A well-controlled of kinetic and thermodynamic growth Te finally make Te shows 2D morphology.

The conventional hydrothermal method successfully synthesizes the 2D Te flakes. The complicated growth process and the products with limited size still limit the largescale Te growth. Vapor deposition method may have more potential to grow large scale



Figure 1.7 Two-dimensional Te samples prepared by solution and vapor methods. (a) Te flakes prepared by reduction of sodium tellurite^[12]. (b) The optical image of Te films^[21]. (c) Schematic of hexagonal 2D Te flakes on flexible mica substrates^[23]. (d) The schematic of Te growth by reduction of TeO₂^[26].

2D materials like graphene and MoS₂. Ali javey's group reported a cryogenic PVD process to acquire large scale Te films with thickness of 8 nm at the temperature of -80 °C and 30 nm at the temperature of -60 °C^[21]. The domain size of the Te films is decreased to 3 μ m² by rising the substrate to -10 °C. The substrate temperature determines the domain size and morphology of the Te films. If the temperature of the substrate is at room temperature, the Te morphology is small nanoparticles. Another group also reported a PVD method to grow hexagonal 2D Te flakes on mica substrate. The mica substrate has clean and flat surface which is good for 2D materials growth. The thickness range of Te flakes is 30-80 nm, that is still very thick for device fabrication^[23]. Zhang et al demonstrated hydrogen-assisted CVD method to grow thin layer Te film^[26]. They successfully acquired the Te flakes with thickness of 5 nm.

1.3 Contact engineering for field effect transistors

The complementary metal oxide semiconductor (CMOS) technology is based on field effect transistors (FET). The thin-layer transition metal dichalcogenides (TMDs) have great potential to realize high-performance FETs^[126-131]. The development of transistors promotes device speed and integration. The new materials, and new technology to ensure device integration are emerging in recent years. Under the guideline of Moore's law, the semiconductor industry has entered the 10 nm technology node. Theoretical calculation shows that thinning the thickness of the channel is the foundation of the device size continues to decrease. Based on the material quantum

THE HONG KONG POLYTECHNIC UNIVERSITY



Figure 1.8 Recent works for n-type contact engineering. (a) The device structure of MoS2 FETs using Bi contact. (b) The MIGS comparison between Bi contact and Au contact. (c) The transfer characteristics of different contacts^[11]. (d) Te transfer characteristics of Sb contacted MoS₂ FETs. (e) The contact resistance measured by transmission line method. (f) The cross-sectional image of Sb-MoS₂^[17].

confinement effect, the traditional bulk material thickness reduced to less than 5 nm is very difficult. The intrinsic thickness of two-dimensional semiconductor material of less than 1 nm ultra-thin body makes the device application brought huge potential in future electronics. However, the performances of FETs based on 2D materials are limited by many other factors, such as interface scattering, high contact resistance, metal induced gap states etc. The metal-induced gap states (MIGS) and the energy barrier at the metal-semiconductor interface usually lead to high contact resistance and Fermi-level pinning, which restricts the performance improvement of devices^{[126-128, 132-} ^{140]}. The mechanical transfer of metal electrodes is method for device fabrication. This method could reduce the MIGS but increase the tunneling resistance The excellent n-type FETs have been achieved by depositing low-work function metals and semimetal to suppress the MIGS and energy barrier height.

Recent studies have shown the advances of electrical contact to n-type twodimensional (2D) semiconductors with low-work-function Bismuth (Bi) and Antimony (Sb) electrodes^[11, 17, 141]. When a metal is close to the semiconductor material, the wavefunction of the metal may perturb the wavefunction of semiconductor, resulting the rehybridizations of the original wavefunction of semiconductor. Lain-Jong Li et al reported ultralow contact resistance of n-type FETs by using semimetal Bi with low work function the contact regime^[11]. Compared to DOS of a common metal, the semimetal has a lower DOS near the Fermi-level. When a semimetal contacts a semiconductor, the lower DOS of semimetal can reduce the perturbation effect compared to metal contact semiconductor, leading to the reduce of MIGS. In addition, the low work function of Bi can reduce the SBH due to the band alignment of Bi and MoS₂. Therefore, the final contact resistance can be great reduce to 123 Ω µm and the ON-state current density reach 1.135 mA µm for monolayer MoS₂. Xin rang Wang's group use semimetal Sb (0112) as the contact and push the contact resistance to quantum limit. They further realize the contact resistance to 42 Ω µm for n-type MoS₂ FETs^[17]. To fabricate low-resistance contact p-type FETs, Manish's group use high

work function metal Pt and Pd as contact^[142]. The SHB can be effective reduced, ut the MIGS is non-negligible due to the high DOS of metal at the Fermi-level. Xingfeng Duan's group reported a lithography-free approach to fabricate sub-100-nano-channle-



Figure 1.9 Recent works for p-type contact engineering. (a) The cross-sectional image of Pd-MoS₂. (b) The cross-sectional image of Pd-WSe₂. (c) The transfer curve of WSe₂ FETs with Pt contact, existing pure p-type characteristics^[15]. (d) The schematic of WSe₂ FETs with VSe₂ contact. VSe₂ grow epitaxially on the top of WSe₂ layer to form the natural channel gap. (e)The SEM image of the VSe₂ contact WSe₂ FETs with channel length of 20 nm. (f) The output curves of WSe₂ FETs with channel length of 20 nm. (g) The transfer curves of WSe₂ FETs with channel length of 20 nm^[20].

length bilayer WSe₂ FETs^[20]. They directly growth metallic VSe₂ on WSe₂ to form the van der Waals contact. The ON-state current density is 1.72 mA μ m⁻¹ and the contact resistance is 500 Ω μ m at 20-nm-leng channel. Overall, to realize the high-performance FETs with low-resistance contact is essential for future electronics.

1.4 Research Objectives

1.4.1 Untra-thin 2D Te growth

After the graphene was prepared by mechanical exfoliation, many other 2D materials have been studied. The family of 2D materials include various n-type semiconductors than can be applied to complementary devices. However, the application of p-type semiconductor is still limited. In recent years, BP as a typical p-type semiconductor have been studied but it has poor air stability, that limit its applications Te is a p-type semiconductor with higher stability than BP. Due to the unique crystal structure and properties, it has great potential for n-type FETs for future complementary circuits. Due to the intrinsic 1D chain structure of Te, 2D morphology is difficult to form. Although some researcher reported several methods like hydrothermal process and vapor deposition method to grow high quality and large area films, it is still challenging to acquire thin layer Te flakes.

In our work, we demonstrate an alloy-buffer-controlled method and we successfully acquire the single crystalline triangle Te flakes with thickness < 10nm. This method has not been reported before.

1.4.2 P-type contact engineering

The complementary metal oxide semiconductor (CMOS) technology is based on the complementary of both n-type and p-type FETs. The thin-layer 2D transition metal dichalcogenides have great potential to realize high-performance n-type and p-type field effect transistors. An important issue for high performance FETs is the large contact resistance. Recently, several strategies for low-resistance contact n-type FETs have achieved by using semimetal as the contact to reduce the MIGS. The highperformance p-type FETs with low-contact resistance is still needed to study.

The recent reported works for p-type FETs fabrication usually use high work function metals, that can reduce the SBH by band alignment. However, the intrinsic issue that the metal induced gap states are not solved due to high DOS of metal with zero band gap near the Fermi-level. Compared to metal, semiconductor Se has band gap and high work function. We introduce an ultrathin Se interfacial layer at the contact regime. The barrier heigh and the metal induce gap states can be great reduces. This Se interfacial layer strategy can also be extended to other p-type semiconductors.

1.5 Structure of Thesis

The structure of this thesis is outlined as follows:

Chapter 1: Introduction. In this chapter, the development of 2D materials and their applications are firstly introduced. Next, we review the recent works about 2D material synthesis by using different methods and their limitations. We then fucus on the p-type

elemental Te. The basic crystal structure, properties and device applications then be reviewed. Afterwards, we review some works about the p-type Te growth and the potential for 2D Te growth. Next, we discuss the recent development of contact engineering of complementary n- and p-type transistors. Some typical works for low contact resistance are demonstrated. The research objectives of this thesis then are listed.

Chapter 2: Alloy-buffer-controlled van der Waals epitaxial growth of aligned Tellurene. In this chapter, the aligned 2D Te with thickness of < 10nm are achieved by alloy-buffer-controlled growth. The alloy formation and the low lattice mismatch between mica substrate and Te promote the single crystalline and aligned 2D Te growth. The detailed material characteristics and theoretical calculations are discussed in this chapter.

Chapter 3: Introduction. Low-resistance contact to p-type semiconductors with Se interfacial layer. In this chapter, we introduce an ultrathin (1.2 nm) Selenium (Se) interfacial layer at the contact region to achieve low-resistance p-type FETs. The semiconducting characteristics and high work function of Se attribute to the highperformance p-type FETs. We characterized the device performance at room temperature to compare the ON-state current density and contact resistance. Low temperature test is performed to extract the barrier height. In addition, we also perform the theoretical calculations to understand the contact mechanism of Se interfacial layer. All the experimental results and theoretical calculations confirm the Se interfacial layer



Chapter 4: Conclusions and Outlooks.

Chapter 2 Alloy-buffer-controlled van der Waals epitaxial growth of aligned tellurene

2.1 Introduction

Due to the atomic level thickness and dangling band free of 2D materials, they exhibit unique physical and chemical properties^[42, 143-149]. Recently, group VI elemental 2D materials such as Se and Te attracted many interests because of their unique crystal anisotropy, broadband photo response characteristics, high carrier mobility, that make them very promising candidates for future optoelectronics^[150-157]. Te has a band gap of 0.34 eV in bulk phase and 1 eV in monolayer. Along c-axis, Te atoms are connected by covalent bond, that make Te to form a quasi 1D trigonal lattice structure.

In recent years, the free standing 2D flakes have been successfully synthesized by conventional hydrothermal process^[158]. However, this method usually introduces residues and impurities after the synthesis process. In addition, this method is incompatible with modern semiconducting technologies. Large size Te film have also been grown by thermal evaporation. The grown Te product films are poly crystalline, and this thermal evaporation process need very stringent conditions such as low pressure and low temperature assisted by liquid nitrogen^[21]. Among these growth method, chemical vapor deposition (CVD) is a widely used method to grow large area and high quality 2D materials^[159-163]. The solid precursors are usually used as the source in the vapor phase deposition process, which make the distribution of the source vapor

show temporal and spatial non-uniform. This limitation is present great challenge for high uniformity 2D material growth. Besides, as the unique lattice structure of Te, its high anisotropic characteristics is another challenge to grow aligned and large size Te flakes onto a substrate.

In our work, we have successfully acquired ultrathin 2D Te flakes (<10 nm) by a conventional CVD process assisted by alloy buffer method on mica substrate. We firstly put a piece of Cu foil as the buffer source and then locate fresh-cleaved mica substrate onto the Cu foil. The Cu foil and mica substrate are very close to each other. The Te vapor is firstly adsorbed onto the Cu foil due to the strong adsorption energy. Then at a high temperature the Te vapor can be released and transfer to the mica surface to epitaxially grow. By introducing the Cu foil as an intermediate, the vapor source can be ensured to distribute both temporal and spatial homogeneous during the whole deposition process. After growth, the aligned Te products show triangle shapes on the mica substrates. TEM results confirm the growth direction that the (001) plane of Te grow along the (600) direction of mica due to the strong binding energies from theoretical calculations results. Our work demonstrate a strategy for growing 2D aligned single crystalline Te on mica substrates.

2.2 Methods

2.2.1 Material growth

A tube furnace was used to grow the 2D Te flakes under ambient pressure. The solid source in the upstream is Te particles which was in a ceramic boat The substrate is the mica substrate that was put in the hot center of the zone. Firstly, we flushed the tube with Ar for 10 minutes. The gas flow is 300 sccm (standard cubic centimeter per minute) then changed to 50 sccm during the growth process. The growth temperature is 600 °C and maintained tome is 10 minutes. After the growth finished, the tube furnace was cooled down to room temperature.

2.2.2 Mater characterization

The morphology of the Te flakes was characterized by an optical microscopy (Leica DM 1750M). The thickness was characterized by atomic force microscopy (SPM8, Bruker NanoScope 8). The WITEC Raman (Alpha 300R, 532 nm) was used to collect the Raman spectra. The atomic images were characterized by scanning transmission electron microscopy (Jeol JEM-2100F). The EDS mapping and SEM images were analyzed from scanning electron microscopy (SEM, TESCAN VEFA3).

2.2.3 Preparation of TEM samples

In our work, we analyzed the growth direction of Te on mica substrate by acquiring the diffraction patterns of Te and mica substrate at the same time. We used polymethyl methacrylate (PMMA) to transfer the Te samples onto Cu grid to prepare the TEM sample of Te. Step 1: Spin-coated the PMMA layer with 500 rpm, 5 s following by baking process under 150 °C with 5mintes. Step 2: The PMMA-coated Te sample on mica were immersed into DI water for 2 hours. After around 2 hours, separated the PMMA-coated Te film onto the Cu grid. Step 3: Used acetone to remove the PMMA. For preparation pf the Te-mica overlapped sample, we exfoliated the Te-mica sample to an very thin layer and then used a double folding TEM grid to retain the Te-mica sample.

2.2.4 DFT calculations

We performed the theoretical calculations by using Vienna ab initio simulation package^[164]. The exchange–correlation energy is applied by Perdew–Burke–Ernzerhof parametrization^[165]. We firstly calculated the adsorption energy of Te on Cu foil and mica. We take Cu (110) and mica (001) planes as examples. We relaxed the slabs of Cu (110) and mica (001) planes to make the force less than 0.01 eV/Å and energy tolerance less than 10^{-5} eV on each atom. The k-points were set as $4 \times 4 \times 1$ Monkhorst–Pack k-point mesh with gamma centered. The **Equation 2-1** of the adsorption calculation is defined as below:

$$E_{ads} = E_{total} - E_{slab} - N * E_{Te}$$
(2-1)

where E_{ads} is the adsorption energy, E_{total} is the total energy of Te-Cu or Te-mica. E_{slab} is the energy of slab model. E_{Te} is Te atom energy. N is the number of Te atoms adsorbed on slab models.

We also calculated the interaction between mica and Te. We built the mica surface slab and Te chains model then fully relaxed them. The surface of mica (001) is covered by half K atoms to make the surface stable. The force and energy tolerance were set as 0.01 eV/Å and 10^{-4} eV respectively. The $2 \times 2 \times 1$ Monkhorst–Pack k-point mesh was set for k-point samples. The binding energy of Te and mica is shown **Equation 2-2** as below:

$$E_b = \frac{E_{total} - E_{sub} - E_{Te}}{N} \tag{2-2}$$

where E_b is the binding energy, E_{total} is the total energy of Te-mica, E_{sub} is the energy of mica (001) slab, E_{Te} is the energy of Te chains, N is the number of Te chains, here N is 3.

2.3 Results and discussion

2.3.1 Alloy-buffer-controlled growth

As illustrated before, the solid source distribution is both temporal and spatial nonuniform in a conventional vapor deposition system. For the conventional method, the solid source is usually located in the upstream or face-down to the substrate. At the beginning of growth, the amount of the solid source is predefined. During the growth



Figure 2.1 The schematic diagram of Te growth by CVD process in a tube furnace. The precursor is Te particles located in the upstream. The substrate is put on the high temperature center.



Figure 2.2 The images of transparent mica substrate and Cu foil. The mica substrate is put onto the top of Cu foil with close distance for space confined growth.

process, the amount of the source will decrease gradually and the distribution of the vapor in the tube are changed compared to the beginning of the growth^[166, 167]. The concentration of the vapor will decrease with the decrease of the solid amount. In addition, the distribution of the vapor concentration is also non-uniform due to the typical horizontal configuration of a conventional tube furnace. To overcome the



Figure 2.3 The detailed growth steps of Te growth with different paths.

abovementioned disadvantages of conventional vapor deposition method and precisely control the amount of solid precursor, we introduce a Cu foil as an intermediate source to grow high quality Te flakes. The grow schematic is shown in Figure 2.1. A piece of 1×1 cm² freshly cleaved mica substrate on a same size Cu foil is in the center zone of the tube furnace. The image of the mica substrate and Cu foil are shown in Figure 2.2. Due to the limited gap between mica substrate and Cu foil, the distribution of Te vapor can be controlled spatially and temporally uniform, which were not solved in conventional method.

The detailed vapor process of our design is illustrated in Figure 2.3. The Te particles are loaded in the upstream. With the temperature increase, the source was evaporated and move to the substrate regime. These Te vapors were adsorbed onto the mica surface and Cu foil. To compare the adsorption energy of Te-mica and Te-Cu, we



Figure 2.4 The experimental results of Te growth with and without Cu foil. (a) The optical image of Te flakes on mica substrate. With Cu foil assisted growth, the triangle Te flake can be observed on mica substrate after growth. (b) The optical image of mica substrate without using Cu foil. No Te flakes are observed. The scale bar is 10µm.

performed theoretical calculations. A single Te atom adsorbed in Cu and mica energy are -3.1 eV and -2.26 eV. The adsorption energy of Te on Cu foil is more negative, confirm that the strong adsorb interaction. We can conclude that the path II is a more thermodynamical favorable path. So the next step is that most Te atoms move into the Cu foil and then form the Cu-Te alloy at a suitable temperature range. As the growth time prolongs, the adsorbed Te atoms then re-evaporate from the alloy and transfer to the surface of mica substrate to epitaxially grow. The growth temperature was set to 600 °C, which is higher than Te (449 °C) and lower than Cu (1083 °C) to make Te can be evaporated and Cu cannot be evaporated. We characterized the EDS analysis and found that there is no Cu signal in the as-grown Te flakes (Figure 2.4 a). Finally, the aligned and high-quality Te flakes can be acquired on the mica substrate. We also did





Figure 2.5 The temperature-dependent of Te growth. As temperature increases, the thickness increase. The optimal growth temperature is around 600 °C.

the controlled experiment that without Cu as assistant, the number of Te flakes on mica substrates were nearly not observed, that means the Te vapor are limited adsorbed to grow on mica substrates. (Figure 2.4 b). We then studied the growth temperature (Figure 2.5) and time (Figure 2.6) for Te growth. When the growth temperature and growth time is 500 °C and 1 minute, we can observe that there are a few Te samples on mica substrate. At that temperature, the Cu-Te alloy cannot form so the Te vapor from Cu foil is not efficient, which limit the Te grow on mica. If the temperature and growth time increase to 700 °C and 30 minutes, the Te flakes are too thick because of the oversupply of reevaporated Te vapor from Cu-Te alloy. After investigating the growth conditions with different growth temperatures and growth duration time, we found that 600 °C and 10

minutes should be a proper condition for thin Te growth. At this growth condition, the alloy formation can properly form to supply Te vapor for high quality Te growth.

The formation of the quasi 1D structure is due to the covalent bond connections of Te atoms along the c-axis. The optical images of the as-grown Te products on mica substrate in represented in Figure 2.4a. All the Te flakes exhibit triangle shapes and have specific growth directions on the mica surface. We characterized the thickness of Te flakes by AFM shown in Figure 2.7a. The as-grown Te flakes have ultrathin thickness (<10 nm) due to the confined growth strategy. With Cu foil as assistant, the amount of Te vapor is limited so the final thickness is ultrathin. The Raman spectra was





Figure 2.7 Material characterizations of as-grown Te flakes. (a)The AFM image of Te with thickness of ~10 nm. (b)Raman spectra of Te flake showing three vibration modes. (c) The TEM image of triangle Te flake. The scale bar is 0.5 μ m. (d) The HRTEM of Te flake. The scale bar is 1 nm.

also analyzed in Figure 2.7b. There are there main Raman peaks of Te, 92, 120, and 140 cm^{-1} respectively. The bond-bending along z-axis of Te is the strongest A₁ 120 cm⁻¹. The other two peaks correspond to E mode that is the interchain interaction mode. To characterize the crystal structure of the Te flakes, we also performed the TEM characterization. The TEM image of Te flakes is shown in Figure 2.7c. The Te flakes exhibit triangle shape. The high-resolution atomic image of Te atoms is in Figure 2.7d.



Figure 2.8 The optical image of Te on mica substrate by using Cu foil that have been used as source.

We analyzed the distance between interplane. The spacing is 0.39 nm, which is consistent with the (100) plane of previous reported Te.

Another control experiment was also conducted to confirm that precursor of the as-grown Te flakes is from Cu-Te alloy. In this control experiment, we use the Cu foil that have been used before to grow Te on mica. We put a piece of mica on the reused Cu foil but without Te solid source in the upstream under a same growth condition. After growth, there are many Te flakes on mica can be observed (**Figure 2.8**). This control experiment provides solid evidence that the as-grown Te flakes is supplied by Cu-Te alloy. The Cu-Te alloy formation is the key to grow Te, which provide a new strategy and controllable manner for elemental 2D materials growth via vapor deposition process.





Figure 2.9 The binary phase diagram of Te and Cu. At the range from 600°C to 1000°C, the Cu-Te alloy can form.

We conducted the Te growth at 600 °C to form the Cu-Te alloy from the phase diagram of Cu-Te is in Figure 2.9 The photos of Cu foil before and after Te growth is shown in Figure 2.10a. We can observe that an obvious color change of the foil, from gold to black. This color change confirms the chemical reaction that form new compounds between Te and Cu. The elemental analysis was characterized by scanning electron microscopy with energy dispersive spectroscopy (SEM-EDS). Elements Te and Cu distributed uniformly in the foil after growth. In addition, some boundaries are also observed due to the high temperature annealing during the growth process. To detect the elemental ratio of Cu and Te, X-ray diffraction (XRD) patterns confirm the existence of Cu₂Te and Cu_{2-x}Te. The ratio of Cu and Te is about 2:1 that were further confirmed by Energy dispersive spectroscopy (EDS) analysis. The high growth temperature confirms the alloy formation and supply the Te vapor source for following



growth step. Ultimately, Te is vaporized from alloy and moves to the mica substrate. The confined space between mica substrate and Cu foil results in an even spread of Te vapor. In contrast, triangular Te flakes are not observed without Cu foil, highlighting the crucial role of Cu foil for Te growth.



Figure 2.10 Material characterization of Cu foil after growth. (a) Cu foil before and after growth. Obviously, the foil is golden before growth but transmute into black, indicating the chemical reaction between Te and Cu. (b) The elemental analysis of Cu foil. (c) The SEM-EDS mapping of Cu foil after growth. (d) The XRD patterns of Cu foil after growth.

2.3.1 Van der Waals Epitaxy Growth of Tellurene

As mentioned in our previous conversion, the 2D Te have grown aligns well on the mica substrate. Most of the Te flakes exhibit consistent shapes, that implies the alignment phenomenon is present at the initial nucleation stage. The oriental angles of Te flakes on mica substrate are shown in Figure 2.11 statistically displays in two primary directions. These two orientations are indicated by triangles of different colors.



Figure 2.12 The lattice relationship between mica and Te. (a) The side view of mica lattice structure. (b) The schematic of Te and mica lattice structure. (c) The calculation model of Te on mica.

Specifically, the red triangle signifies 0°, while the blue triangle denotes 60°. From the provided inset optical images, it can be observed that there are two favored orientations, which corresponding to the defined angles 0° and 60°. Fascinatingly, the proportion of these two angles is nearly 1:1, with only a small number of flakes being misaligned. Two favored orientations of Te flakes can be distinguished, corresponding to the relative rotation angles of 0° and 60°, respectively.

To understand the distribution of Te orientation on mica substrates, we relationship between the lattice structures of mica and Te. Owing to the inert surface and atomiclevel smoothness, Fluorophlogopite mica is an ideal candidate for the epitaxial growth of 2D materials. The lattice structure of mica is presented in Figure 2.12a. Mica exhibits hexagonal crystal symmetry that is same with Te. The schematic diagram of the lattice structure relationship between mica and Te is displayed in Figure 2.12b. The lattice mismatch between mica and Te is remarkably small, at a mere 0.15 %. When the temperature is high, the migration of Te atoms move to the mica surface is increased. This can effectively boost growth rate of Te flakes. Moreover, the minor strain caused by the lattice mismatch can be dissipated at the high growth temperature, that further aiding in the epitaxial growth of high-quality Te flakes.

DFT calculations are carried out to gain insight into the interaction between Te and mica. We determined the binding energy between mica and Te, considering the angle between the Te triangle's alignment and the mica surface. The side view model of Te chains on the mica surface is depicted in Figure 2.12c. By rotating the Te chains, we calculated the relative energy to determine the preferred orientation on the mica surface. Two distinct orientations are clearly shown, which align well with our experimental data. Figure 2.13a-g provides all the energy-optimized configurations of Te on the mica surface at various angles. The results of these calculations (shown in Figure 2.13h.) indicate that the maximum binding energy between Te and mica is found at 0° (-2.65 eV) and 60° (-2.68 eV), which correspond to the two primary orientations seen in Figure 2.11. The lowest energy state, which is observed at 0° and 60° , indicates the thermodynamically preferred growth directions, thereby displaying the two primary growth orientations. On the other hand, the remaining angles exhibit higher binding energies. For instance, the orientation at 30° has the maximum binding energy (-2.60 eV), implying challenges in Te flakes grow along this orientation. Therefore, it can be established that the 0° and 60° orientations are the most stable arrangements, which



Figure 2.13 The theoretical calculation of Te on mica. (a-g) The calculation models of Te on mica surface with different angles. All the structures all fully relaxed. (h) The calculation of binding energy as the function of the angles.

corroborates our experimental findings. To sum up, we have successfully produced well-aligned Te flakes on a mica surface, which shows two main orientations. The analysis of the lattice constant relationship and DFT calculations lead us to conjecture that the orientations of Te flakes might be influenced by the epitaxial correlation between the mica surface and the Te crystal structure.

We carried out the characterization of the Te sample using Selected Area Electron Diffraction (SAED). The simulated SAED of mica and Te are depicted in Figure 2.14 a,b, which reveal the hexagonal structure to both mica and Te. Six equivalent lattice





Figure 2.14 The simulated and experimental diffraction patterns. (a-c) The simulated diffraction patterns of mica, Te and overlapped Te-mica. (d-f) the experimental diffraction of combined Te-mica.

planes surround the symmetric diffraction patterns of mica and Te. To comprehend the growth direction of Te on mica, we perform a TEM characterization on ultrathin mica that has been exfoliated with Te. The exfoliated Te-mica overlapped sample is placed between two copper grids. The overlapped Te-mica SAED patterns are presented in Figure 2.14c. The red and black dots represent the SAED pattern of mica and Te respectively. These overlaid SAED patterns imply that the [110] direction of Te aligns with the [600] direction of mica. The experimental diffraction patterns of Te and mica both exhibit 6-fold symmetries. The diffraction spots can be indexed according to the

atomic structure of Te, as marked in Figure 2.14d,e. The experimental diffraction patterns are derived from the <001> axis, which is the direction of the Te chains. This implies that the Te chains develop at a perpendicular angle to the mica substrate. The indexing clearly indicates that the 2D Te is aligned along the [001] direction. The diffraction patterns of Te on mica, as shown in Figure 2.14f., indicate that the [110] axes of Te align with the [600] direction, revealing the epitaxial growth of Te on the mica substrate. It is observable that the experimental SAED patterns align well with the simulated SAED patterns.

Beyond the diffraction from Te and mica, some new diffraction spots can be interpreted as double diffraction occurring through an epitaxial growth of Te on mica. These extra patterns are probably a result of the lattice parameters between the Te layer on top and the mica layer beneath.

2.4 Conclusion

To summarize, we have developed a CVD method by introducing an alloy intermediate source to grow high aligned 2D Te flakes on mica substrates. This method overcomes the non-uniform spatial distribution issue in conventional CVD growth processes and enables repeatable, uniform growth. The favorable alignment of 2D Te flakes is attributed to the epitaxial growth on the mica surface along the [100] direction. The minimum binding energy between mica and Te is observed at 0° (-2.65 eV) and 60° (-2.68 eV). Moreover, the as-grown aligned Tellurene displays high uniformity and ultra-smooth surfaces, as evidenced by AFM characterization. This research lays the groundwork for the more controlled growth of high-quality, aligned, single-crystalline

Te.

Chapter 3 Low-resistance contact to p-type semiconductors with Se interfacial layer

3.1 Introduction

Electrical contact plays a dominant role in determining the performance of nanoscale devices^[90, 168, 169]. By using the metal electrodes with the work functions in close proximity to the conduction band or valence band of semiconductors, the Schottky barrier height between metal and semiconductor can be greatly decreased. However, when the metal is close to the semiconductor, the overlapped wavefunctions of metal electrodes and semiconductors unavoidably result in metal-induced gap states (MIGS) after the rehybridizations of the semiconductor pristine wavefunctions^[170-178]. These induced gap states lead to a Schottky barrier height independent on the metal work function. To establish low-resistance electrical contact to n-type two-dimensional (2D) semiconductors, researchers have adopted semimetal electrodes with low carrier density near their Fermi level and low work function^[101, 102], including Bismuth (Bi), Antimony (Sb). However, it is still quite challenging to achieve low-resistance contact to p-type 2D semiconductors with the high-work-function metal electrode (Pt, Pd), because the high carrier density in Pt and Pd usually results in MIGS^[179, 180]. The strong Fermi-level pinning effect induced by MIGS can result in high contact resistance. In addition, the harsh deposition conditions of Pt and Pd with high melting point (1769 °C for Pt, 1555 °C for Pd) may damage the interface of metal and semiconductor^[181].
Selenium (Se) is an elemental material in group VI, which has the highest work function in the period table of elements. The electron configuration 3d¹⁰4s²4p⁴ of Se and its large electronegativity value (2.55) make Se difficult to remove electrons to the vacuum level, resulting in its high work function and facilitating the effective injection of holes into p-type semiconductors. The low melting point of Se (220 °C) makes it easier to deposit without causing damage to the 2D materials, in contrast to the common metal with high work function metals (Pt and Pd). In addition, the densities of states (DOS) near its Fermi-level of Se is low because of its semiconducting characteristics^[182]. The existence of low DOS of Se plays a crucial role in inhibiting the MIGS, thereby greatly reducing the Schottky barrier height. The high work function and the intrinsic semiconductors.

In this work, we demonstrate a reliable way to realize high performances p-type transistors by introducing a high-work-function semiconducting Se interfacial layer at the contact region. The ultra-thin Se layer (1.2 nm thickness) ensures that the carriers can effectively inject into semiconductors through direct tunneling process. In addition, the interfacial Se layer can suppress the MIGS due to its intrinsic semiconducting properties. The p-type WSe₂ transistors with Se interfacial layer exhibit low contact resistance of 2.2 k Ω ·µm and the saturation current density of 124.62 µA µm⁻¹. This methodology can be also extended to other p-type BP (from 8.6 µA µm⁻¹ for Au-contact

to 42.7 μ A μ m⁻¹ for Au-Se-contact) and carbon CNT (from 0.6 μ A μ m⁻¹ for Au-contact to 1 μ A μ m⁻¹ for Au-Se-contact) transistors.

3.2 Methods

3.2.1 Mechanical cleaving WSe2 and BP films

CVT-grown WSe₂ crystals and BP bulk crystals were mechanically exfoliated with Scotch tape onto the 300-nm-thick SiO₂/Si substrate. The bulk crystals were purchased from Shanghai ONWAY Technology.

3.2.2 Device fabrication

After preparing the WSe₂ and BP films, photolithography was used to define the contact electrodes with long channel lengths with AZ-5214E resists. Electron beam lithography was used to define the short channel device contacts with PMMA-950K A4 resists. Thermal evaporation was adopted to deposit 1.2-nm-thick Se and 40-nm-thick Au in sequence. During the evaporation process, the distance between the substrate and the evaporated source are well controlled to 50 cm. The contact layer was deposited slowly under the 0.1 Å/s deposition rate. This distance ensured the evaporated film was uniform and did not damage the interface between 2D semiconductor and contact electrodes. Notably, the high vacuum pressure was also crucial for the contact film. We controlled both the base and working vacuum pressure up to 10⁻⁷ torr to deposit the

high-quality contact film. All the electrical measurements were conducted in a vacuum probe station by Keithley 4200 SCS semiconductor parameter analyzer.

3.2.3 Semiconducting CNT film preparation and Device fabrication

The semiconducting CNT powder was purchased from Nano Integris. The dispersant poly(m-phenylenevinylene-co-2,5-dioctyloxy-p-phenylenevinylene) [PmPV] was purchased from Sigma Aldrich. 0.5 mg S-CNT powder and 0.5 mg PMPV were added into 50 ml 1,2-dichloroethane ($C_2H_4Cl_2$). Then the solution was ultrasonic dispersed for 12 h at 15 °C. The low-temperature ultrasonic is very important for CNT dispersion. The S-CNT solution was spin-coated at 800 rpm for 8 s and 3000 rpm for 40 s, followed by baking process at 120 °C for 4 min. The film was patterned by standard photolithography process and inductively coupled plasma (ICP) etching at 100 W for 30 s with 20 sccm O₂. Then the source and drain electrode were fabricated like WSe₂ and BP transistors fabrication process illustrated in Device Fabrication section.

3.2.4 Material Characterization

XPS and UPS characterizations were performed by the Nexsa XPS system. AFM were characterized by the Bruker MultiMode 8 SPM. Cross-section TEM samples were conducted by the Thermofisher Helios 5CX focused ion beam (FIB) system. A platinum protection layer was in situ deposited by electron beam deposition before FIB bombardment, followed by etching process the surrounding area to form the target lamella. The target lamella was exfoliated from the original substrate and transferred to TEM grid inside the FIB chamber. HAADF-STEM characterization was acquired on Thermofisher Spectra300 with an acceleration voltage of 300 kV.

3.2.5 Schottky barriers extraction

To explore the Schottky barrier height of Au-WSe₂ transistors and Au-Se-WSe₂ transistors, we also studied the temperature-dependent characteristics of these transistors. The current of a Schottky transistor depends on the thermionic emission current and the thermally assisted tunneling current. At low temperatures, the drain current is related to the number of carriers that can overcome the Schottky barrier without thermionic emission. According to the principles of the thermionic theory, the drain current density can be expressed as: The ON-state current density of transistors is determined by the total contact resistance. With the increase of the drain voltage, the ON-state current will increase under various gate voltages at a given contact resistance. The ON-state current that reaches the maximum limit value is the saturation phenomenon. The saturation is influenced by many various reasons, and one significant reason is velocity saturation. By considering the total contact resistance R_c into the drain voltage V_{ds} , the effective drain voltage V_{ds} can be given as:

$$I_{\rm DS} = A_{\rm 2D}^* T^{1.5} \exp\left(-\frac{\Phi_{\rm B}}{k_{\rm B}T}\right) \left[1 - \exp\left(\frac{-V_{\rm DS}}{k_{\rm B}T}\right)\right]$$
(3 - 1)

where A*2D is the Richardson constant of 2D material, T is the absolute temperature, $k_{\rm B}$ is the Boltzmann constant, $\Phi_{\rm B}$ is the barrier height. The thermionic emission current dominates the drain current when the gate voltage ($V_{\rm GS}$) is larger than the flat-band voltage (V_{FB}). The gate voltage and the barrier height have a linear relationship. When the gate voltage is smaller than the flat-band voltage, the drain current is dominated by the thermally assisted tunneling current. When the gate voltage equals to the flat-band voltage, the barrier height and back-gate voltage undergo a transition from a linear relationship to a nonlinear one. At this point, the barrier height can be extracted from the Arrhenius plots.

3.2.6 DFT calculations

We performed the first-principles calculations by using the Vienna Ab initio Simulation Package (VASP 5.4.4)^[164]. The exchange-correlation functional was based on Perdew–Burke–Ernzerho generalized gradient approximation^[165]. We employed projected augmented wave potentials to describe the interactions between valence electrons and ion cores^[183]. To include the vdW interactions, the DFT-D3 scheme was employed^[184]. To understand the contact mechanism with and without Se interfacial layer, we built the slab models stacked by bilayer WSe₂ and four atomic layer Au (111) with and without Se layer. We built a supercell to ensure the lattice mismatch small than 5 %. The electrostatic potential profiles of contacts along the vertical direction were calculated using Poisson's equation. The force on each atom is less than 0.02 eV Å⁻¹ and the energy tolerance is 10^{-5} eV respectively for structure relaxation. The energy cut-off of the plane wave basis is chosen to be 500 eV. Considering the very large

models in these simulations, the Brillouin zone was integrated by sampling the Γ -point only.

3.2.7 Analysis of specific contact resistance with the transmission line method

We adopted the transmission line method to extract the contact resistance. The total resistance (R_l) includes two components,

$$R_{t} = 2R_{c} + R_{ch} = 2\frac{R_{sk}L_{T}}{W} + R_{sh}\frac{L}{W}$$
(3-2)

where R_c is the contact resistance, R_{ch} is the channel resistance. R_{sk} is the modified sheet resistance beneath the contact, R_{sh} is the sheet resistance of the semiconductor in the channel. L is the channel length and W is the channel width. L_T is the transfer length, which is viewed as the effective length of the contact, where ρ_c is the specific contact resistivity,

$$L_T = \sqrt{\frac{\rho_c}{R_{\rm sk}}} \tag{3-3}$$

Based on TLM method, we can assume $R_{sh} \approx R_{sk}$. The contact resistance ρ_c can be expressed as below, where L_c is the contact length

$$R_{c} = \sqrt{\rho_{c}R_{sh}} \coth\left(\frac{L_{c}}{L_{T}}\right) = \frac{\rho_{c}}{L_{T}} \coth\left(\frac{L_{c}}{L_{T}}\right)$$
(3-4)

3.2.8 Analysis of specific tunneling resistivity

After introducing the Se interfacial layer, it is reasonable to suppose the tunneling resistance increases because of the semiconducting property of Se. We built an Au-Se-

WSe₂ supercell model to analyze the tunneling barrier at the interface. Because of the high work function of Se, the Schottky barrier is close to zero, where the barrier height is negligible. Thus, we mainly consider the field emission. Through Simmon's theoretical model^[185, 186], the tunneling current density (J_t) can be obtained as below,

$$J_{t} = \frac{q}{4\pi^{2}\hbar w_{t}^{2}} \left\{ \left(\Phi_{t} - \frac{qV}{2} \right) \exp\left[-2\frac{(2m_{e})^{\frac{1}{2}}}{\hbar} \alpha w_{t} \left(\Phi_{t} - \frac{qV}{2} \right)^{\frac{1}{2}} \right] \right\} - \left(\Phi_{t} + \frac{qV}{2} \right) \exp\left[-2\frac{(2m_{e})^{\frac{1}{2}}}{\hbar} \alpha w_{t} \left(\Phi_{t} + \frac{qV}{2} \right)^{\frac{1}{2}} \right]$$
(3 - 5)

where q is the electron charge, is the reduced Planck's constant, V is the bias voltage, and Φ_t , w_t represent the tunnelling barrier width and height. α is the empirical factor. Here we assume α is 1 for an ideal square barrier. Then the tunnelling specific resistivity can be obtained at low bias,

$$\rho_t = \left(\frac{dJ_t}{dV}\right)^{-1} \approx \frac{4\pi^2 \hbar w_t^2}{q^2} \frac{\exp\left(2\frac{(2m_e)^{\frac{1}{2}}}{\hbar}\alpha w_t \Phi_t^{\frac{1}{2}}\right)}{\frac{(2m_e)^{\frac{1}{2}}}{\hbar}\alpha w_t \Phi_t^{\frac{1}{2}} - 1}$$
(3-6)

We analyzed the electrostatic potential profile and extracted the tunneling barrier of Au-Se, and Se-WSe₂, respectively. At the interface of Au and Se, the $w_t \approx 1.85$ Å and $\Phi_t \approx 4.83$ eV. Thus, we can calculate $\rho_t \approx 3.30 \times 10^{-9} \Omega$ cm². At the interface of Se and WSe₂, $w_t \approx 1.83$ Å and $\Phi_t \approx 4.57$ eV result $\rho_t \approx 2.98 \times 10^{-9} \Omega$ cm². Notably, the small tunneling barrier of the internal Se layer can be negligible and ensure the electrons tunnel from Au to WSe₂.

3.2.9 Velocity saturation analysis in Au-Se-WSe2 transistors

The ON-state current density of transistors is determined by the total contact resistance. With the increase of the drain voltage, the ON-state current will increase under various gate voltages at a given contact resistance. The ON-state current that reaches the maximum limit value is the saturation phenomenon. The saturation is influenced by many various reasons, and one significant reason is velocity saturation. By considering the total contact resistance R_c into the drain voltage V_{ds} , the effective drain voltage V'_{ds} can be given as:

$$V'_{\rm ds} = V_{\rm ds} - 2R_c I_{\rm ON} \tag{3-7}$$

with the decrease of channel length, when the electrical field along the lateral direction reaches a critical value, the velocity of carriers tends to saturate, that is called saturation velocity v_{sat} . This critical electrical field value is E_{cr} . The ON-sate current I_{ON} reached the maximum:

$$I_{\rm ON} = n_{2D} q v_{sat} \tag{3-8}$$

where n_{2D} is the carrier density, q is the elementary charge. For 100 nm channel length Au-Se-WSe₂ transistor shown in Fig. 3d, v_{sat} can be extracted to $\sim 1.27 \times 10^6$ cm s⁻¹ when the saturation current density is 124.62 μ A μ m⁻¹ at the n_{2D} of 6.19×10^{-12} cm⁻².

As the channel length reduces to a critical value, the WSe₂ reaches its critical electrical field with the increase of the drain voltage. This critical value of channel length is critical channel length L_{cr} .

CONTRACTOR NOT THE HONG KONG POLYTECHNIC UNIVERSITY

$$E_{\rm cr} = \frac{V_{\rm ds}'}{L_{\rm cr}} = \frac{V_{\rm ds} - 2R_c n_{2D} q v_{sat}}{L_{\rm cr}}$$
(3-9)

The critical electric field of WSe₂ is typically measured to be 7×10^4 V cm^{-1[186]}. Considering the Au-Se-WSe₂ transistor with $R_c \approx 2.2$ k $\Omega \cdot \mu$ m at the n_{2D} of 6.19×10^{-12} cm⁻² at V_{ds} of 1.25 V, we can extract that the L_{cr} is ~98 nm, which corresponds to our experiments. When the channel length is below 100 nm, the velocity saturation can be observed for the Au-Se-WSe₂ transistor.

3.3 Results and discussion

3.3.1 Semiconducting Se interfacial layer with high work function

When metal electrodes are contacted to a semiconductor surface, the charge transfer process leads to wavefunction rehybridization. The high carrier density of metal perturbs the semiconductor, leading to the presence of gap states and Schottky barrier independent on the metal work function. The semiconducting properties of Se contribute to the suppression of gap states due to its low density of states near the Fermi level. These low DOS can slightly perturb the wavefunctions of p-type semiconductors, resulting in the gap states suppression. Figure 3.1 shows the origin DOS of Se and



Figure 3.1 semiconducting Se interfacial layer. (a) The DOS and band diagram of common metal and p-type semiconductors. The shaded purple area and light blue are the electron-occupied states of common metal and p-type semiconductors, respectively. The gray area shows the gap region of p-type semiconductors. After contact, MIGS (navy area) and Schottky barrier are easily formed because of the wave function perturbation by common metal, resulting in the Fermi level pinned at the band gap of p-type semiconductors. (b) The DOS and band diagram of semiconducting Se and p-type semiconductors. The shaded purple area and light blue are the electron-occupied states of Se and p-type semiconductors. Because the DOS of semiconducting Se near the Fermi level is fewer than that of metal, the MIGS can be effectively suppressed. After rehybridizations of the semiconductor's pristine wavefunctions with these few states of Se, the new induced states are fewer than semiconductor contact with metal, results in suppressing Fermi level pinning effect.

typical p-type semiconductor. After the band alignment of the metal-Se-semiconductor, the low DOS of Se has negligible effect on inducing the gap states in semiconductors.



Figure 3.2 The energy band diagrams of common contact metals with respect to that of WSe₂.

In addition, the high work function of Se results in low Schottky barrier height because of the negligible energy difference of the work function of Se and valence band minimum (VBM) in the p-type semiconductor, which facilitates the effective carrier injection into the semiconducting channel. Since the work functions of Se, Pt, and Pd are all below the VBM of WSe₂ and BP (Figure 3.2), it is reasonable to predict that they have negligible Schottky barrier height. We introduce the ultra-thin Se interfacial layer between p-type semiconductor and metal electrode (see details in Methods), as schematically illustrated in cross-section of a back-gate transistor (Figure 3.3). However, our experimental results show that the devices with Pd and Pt metal electrodes exhibit inferior performance compared with that with Se interfacial layer.



Figure 3.3 The cross-sectional schematic of the transistor with Se interfacial layer.

The primary reason is because metallic Pt and Pd contact with a semiconductor can lead to the gap states that cannot be disregarded. In addition, the high melting point of Pt and Pd requires a high-energy metal deposition process. By electron beam deposition, the interface of metal and WSe₂ may be damaged^[187].

3.3.2 Se interfacial layer between metal and p-type semiconductor

Cross-sectional TEM images (Figure 3.4a-c) show the interface of Au-WSe₂ and Au-Se-WSe₂ structures. Both Au and Au-Se form clean interfaces with WSe₂ by the well-controlled deposition process. We achieved clean van der Waals (vdW) contacts (See Methods). The spacing between Au and the W atoms in WSe₂ is approximately 4.65 ± 0.2 Å (Figure 3.4 a). We can observe that the Se interfacial layer is a continuous layer from Fig. 2b. The spacing of the interfacial Se layer and W atoms in WSe₂ is approximately 4.56 ± 0.2 Å at the Se-WSe₂ interface (Figure 3.4c). The different interface gaps can result in different tunneling resistances. From Cs-corrected TEM image of Au-Se-WSe₂ (Figure 3.4 b,c), the Se atoms of WSe₂ remain intact after the deposition of the thin Se layers. The energy dispersive spectroscopy (EDS) mapping (Figure 3.4 d-f) verifies that the Se layer is uniformly distributed and continuous at the interface. The ultrathin thickness of Se layer (1.2 nm) enables direct tunneling.



Figure 3.4 Se interfacial layer for low-resistance contact. (a,b) The cross-sectional STEM image of the Au-WSe₂ contact and Au-Se-WSe₂ contact. (c) Zoom-in atomic-resolution image of the marked area in b. (d-f) Corresponding EDS elemental mappings of the cross-sectional Au-Se-WSe₂ show the spatial distributions of elements Au, Se and W.



Figure 3.5 Density of state of pristine Se and Au contacted Se.



Figure 3.6 The shift of XPS spectra comparison of pristine Se and Au contact Se. After Au is contacted with Se, the Se 3d peaks of the XPS spectra shows a 0.6 eV shift, suggesting an increase in the electron concentration of Se due to doping by Au.

We perform density function theory (DFT) calculations on the projected density of states (PDOS) of Se with a band gap of 1.01 eV (Figure 3.5 a). When the Se layer is contacted with Au, the charge transfer can lead to heavy doping to the ultrathin Se. The valence band of Se shifts upwardly because of the electron doping, resulting in the reduction of band gap of Se from 1.01 eV to 0.65 eV (Figure 3.5 b). After Au is contacted with Se, the Se 3d peaks of the XPS spectra shows a 0.6 eV shift (Figure 3.6), suggesting an increase in the electron concentration of Se due to doping by Au. This electron concentration increasing of Se leads to a decrease in binding energies, that confirm the upward shift of the valence band. Furthermore, the presence of this ultrathin Se interfacial layer facilitates carrier injection without compromising contact conductivity.



Figure 3.7 Theoretical calculation of MIGS. (a) The DOS of pristine WSe₂. (b) Metallic Au shows high states near the Fermi level. (c) The DOS of WSe₂ after contact Au. (d) The DOS of WSe₂ after contact Au with Se interfacial layer.



Figure 3.8 Theoretical calculation of MIGS. The change of MIGS comparison of Au contact and Au-Se contact. The blue bars represent the change of gap states induced by Au. The pink bars represent the gap states induced with Se interfacial layer. The gap states of each orbital of WSe₂ induced by Au-Se is obviously smaller than without Se interfacial layer.

The pristine WSe₂ is a p-type semiconductor with bad gap of 1 eV (Figure 3.7a). Metallic Au shows high states near the Fermi level (Figure 3.7b). When WSe₂ is in contact with Au electrode, the PDOS of WSe₂ shows obvious MIGS in resonance with Se (Figure 3.7c). With the Se interfacial layer, the gap states in WSe₂ are greatly reduced (Figure 3.7d). To quantitively compare the gap states of WSe₂ device with Au and Au-Se contact, we conducted a comparison of the gap states induced by Au and Au-Se on



Figure 3.9 The electrostatic potential and differential charge density calculations. (a-b) The electrostatic potential profile (left panel) along the vertical direction using an isosurface of 0.005 e Bohr⁻³ the corresponding differential charge density (right panel) of Au-Se-WSe₂ and Au-WSe₂ in the atomic structure (red, positive; blue, negative). The electron tunneling barrier at the interface of Se and WSe₂ is shaded in red (width, w_t = 1.83 Å; height, $\Phi_t = 4.57$ eV), resulting in a specific tunneling resistivity pt 2.98×10⁻⁹ Ω cm². The electron tunneling barrier at the interface of Se and WSe₂ is shaded in red (width, w_t = 1.67 Å; height, $\Phi_t = 4.50$ eV), resulting in a specific tunneling resistivity pt 2.09×10⁻⁹ Ω cm². According to bader charge analysis, the charge transfer at the Au-WSe₂ interface is 0.12 e per Se atom.

WSe₂ in the s, p, and d orbitals respectively (Figure 3.8). The gap states of each orbital of WSe₂ induced by Au-Se is obviously smaller than without Se interfacial layer. We also analyze the electrostatic potential profile along the vertical stacked direction by building the supercell of Au-Se-WSe₂ and the corresponding charge density difference

Tunneling barrier	Au-WSe₂	Au-Se-WSe ₂	
		Au-Se	Se-WSe ₂
tunneling barrier width (w_t) / Å	1.67	1.85	1.83
tunneling barrier height (Φ_t) / eV	4.50	4.83	4.57
Tunnelling specific resistivity (ρ_t) / Ω cm ²	2.09*10 ⁻⁹	3.30*10 ⁻⁹	2.98*10 ⁻⁹

Table 3.1 Comparison of tunneling barrier height, width and specific tunneling resistivity of various interfaces. These similar specific tunneling resistivities mean that the introduction of Se layer-induced tunneling resistance at the contact region can be negligible.

(Figure 3.9 a). At the interface of Au and WSe₂, the electrons directly transferred from Au to WSe₂ can be obviously observed (Figure 3.9 b). In contrast, the localized charge density was not observed at Se and WSe₂ interface, indicating the weak interaction between Se and WSe₂. According to Bader charge analysis, the charge transfer at Se-WSe₂ interface is 0.01 e per Se atom, which is much smaller than 0.12 e charge per Se atom transfer at Au-WSe₂ interface, indicating the interaction by metal is suppressed by Se interfacial layer.

To quantitively evaluate the tunneling resistance induced by semiconducting Se, we extract the tunneling barrier height (Φ_t) and width (w_t) to calculate the tunneling resistivity at the Au-Se interface and Se-WSe₂ interface. The tunneling barrier from Se to WSe₂ has a barrier width of 1.83 Å and a barrier height of 4.57 eV. This tunneling barrier induces the specific tunneling resistivity $\rho t \approx 2.98 \times 10^{-9} \Omega$ cm², which is slightly





Figure 3.10 The different thicknesses of Au-Se-WSe₂ transistors. a,b, The transfer characteristic and output characteristic of Au-Se-WSe₂ transistor with 5-nm-thick Se interfacial layer. c,d, The transfer characteristic and output characteristic of Au-Se-WSe₂ transistor with Se interfacial layer thinner than 1 nm. These transistors exhibit low ON-state current density and poor out-put characteristics. The performance of the device declines when the thickness of Se exceeds 5 nm, primarily because of the tunneling resistance. With the Se thickness increase, the electron doping effect from Au is reduced, resulting in limited contact electricity. The direct tunneling possibility is also decreased due to the thick layer of Se. Therefore, the appropriate thickness of the Se interfacial layer plays a crucial role in the fabrication of high-performance WSe₂ transistors.

lower than Au-WSe₂ contact $(3.30 \times 10^{-9} \ \Omega \ cm^2)$. This ultimately leads to disparities in barrier height and width, consequently resulting in different tunneling resistances.

These results suggest that the tunneling resistance induced by Se interfacial layer at the contact region is negligible, ensuring the holes can tunnel through Se layer and reach the semiconducting channel. Table 3.1 summarizes the tunneling barrier values. This ultrathin Se interfacial layer effectively suppresses the MIGS and induces negligible tunneling resistance. We fabricated the WSe₂ transistors with different thicknesses of

Se interfacial layer to investigate the effect of Se thickness on the device performance (Figure 3.10). When the thickness of Se exceeds 5 nm, the devices exhibit poor performance because of the high tunneling resistance. As the Se thickness increases, the electron doping effect from Au becomes weak. In addition, the probability of direct tunneling is also reduced with the increase of the thickness of Se interfacial layer. When the Se thickness is less than 1 nm, it is difficult to achieve a continuous layer formation by the physical vapor deposition process. Therefore, the appropriate thickness for the Se interfacial layer plays a crucial role for low-resistance electrical contact.

3.3.3 Electrical performances p-type WSe₂ transistors

Figure 3.11 a,b presents the representative transfer curves and output curves of Au-WSe₂ and Au-Se-contacted FETs with a channel length of 4 μ m at room temperature. The Au-contacted FETs show a saturation current density I_{ON} of 3.33 μ A μ m⁻¹. The Au-Se-WSe₂ FETs exhibit a high saturation density of 22.54 μ A μ m⁻¹ and a high ON/OFF ratio of > 10⁸. The Au-WSe₂ transistors show non-linear output characteristics under



Figure 3.11 Comparison of Se interfacial contact and common Au-contacted WSe₂ FETs. (a, b) Comparison of transfer characteristics and output curves of Au-WSe₂ FETs and Au-Se-WSe₂ FETs on 300-nm-thick SiO₂ dielectrics with Lch = 4 μ m. Obviously, the Au-Se-WSe₂ FETs exhibit a higher ON/OFF ratio of > 10⁸ and larger ON-state current density. Inset to a, SEM image of 4 μ m channel device. Scale bar, 2 μ m. (d,e) Comparison of short channel transfer characteristics and output curves based on Au-WSe₂ FETs and Au-Se-WSe₂ FETs on 300-nm-thick SiO₂ dielectrics with Lch = 100 nm. Inset to d, SEM image of 100-nm-length channel device. Scale bar, 1 μ m. The Au-Se-WSe₂ FETs present larger ON-state current density and earlier saturation.

low bias voltage, indicating the presence of Schottky barriers at the interface of Au and

WSe₂. The Au-Se-WSe₂ transistors show linear relationship output characteristics at the low field regime, suggesting the formation of good Ohmic contact with the Se interfacial layer and lead to very high ON/OFF current ratios. When the channel length further decreases to 100 nm (Figure 3.11 c,d), the Au-Se-WSe₂ transistor exhibits higher I_{ON} (124.62 μ A μ m⁻¹) than Au-WSe₂ transistors (17.78 μ A μ m⁻¹) at Vds = 1.25 V. At the low field regime, the linear output characteristics are still observed of Au-Se-WSe₂ transistor. The Au-WSe₂ transistor exhibits saturation phenomena of output characteristics both at long channel with 4 µm and short channel with 100 nm at the Vds = 1.6 V and 1.25 V, owing to the large contact resistivity of Au-WSe₂ transistor. When the specific contact resistance is large (10.2 k Ω ·µm for Au-contacted WSe₂ transistor and 2.2 k Ω ·µm for Au-Se-contacted WSe₂ transistor from transfer length method), the number of electrons injected into the channel is limited, which will produce the early saturation and low saturation current. In addition, we also observe velocity saturation at the Au-Se-WSe2 short channel transistor, which happens for high drain current devices and short channel devices 26-29. As the electrical field increase in lateral direction, the drift velocity of the carriers will approach the saturation value because of the phonon scattering increase. The velocity saturation of short-channel Au-Se-WSe₂ FETs is studied to be $\sim 1.27 \times 10^6$ cm s⁻¹, which determines the maximum current. The critical channel length is extracted to ~98 nm, suggest that the Au-Se-WSe₂ FETs can still work at the velocity saturation regime with short channel lengths. (see Methods for details). The low contact resistance of Au-Se-WSe₂ FETs ensure the

effective drain voltage is larger than the Au-WSe₂ FETs, which reduce the required drain voltage to achieve the velocity saturation regime.

We also fabricated WSe₂ transistors with various channel lengths using Au contact and Au-Se contact. (Figure 3.12). The 1-µm-length channel of Au-Se-WSe₂ transistors exhibit high saturation current density (28.12 μ A μ m⁻¹) than Au-WSe₂ transistors (6.04 $\mu A \mu m^{-1}$). When the channel length further reduces to 0.5 μm , the saturation current density of Au-Se-WSe₂ transistors increases to 59.48 µA µm⁻¹. The saturation current density of Au-WSe₂ transistor also increase to 14.36 µA µm⁻¹, but still lower than Au-Se-WSe₂ transistor with a same channel length. We analyzed the device-to-device variation in the transfer characteristics across 50 Au-Se-WSe₂ transistors. (Figure 3.13). The performances of the WSe₂ FETs are highly consistent with each other, confirming the high reliability of the method with Se interfacial layer. We then extract the contact resistance of Au-Se-WSe₂ transistor and Au-WSe₂ transistors by the transfer length method (TLM). According to Figure 3.14, the contact resistance of Au-Se-WSe₂ transistor is 2.2 k Ω ·µm, much lower than that in the Au-WSe₂ device (10.2 k Ω ·µm). The lower barrier height and contact resistance confirm our Se interfacial layer can effectively enhance the saturation current density of p-type transistors.





Figure 3.12 The electrical characteristics of WSe₂ transistors. (a,b) 1 μ m channel length WSe₂ transistor. Inset to a, SEM image of the 1 μ m Lch Au-Se-WSe₂ FET. The scale bar is 500 nm. (c,d) 0.5 μ m channel length WSe₂ transistor. Inset to c, SEM image of the 0.5 μ m Lch Au-Se-WSe₂ FET. Inset to c, SEM image of the 0.5 μ m Lch Au-Se-WSe₂ FET. The scale bar is 250 nm. The 1- μ m-length channel of Au-Se-WSe₂ transistors exhibit high ON-state current density of 28.12 μ A μ m⁻¹ than Au-WSe₂ transistors (6.04 μ A μ m⁻¹) at Vds = 1.5 V. With the channel length further reduce to 0.5 μ m, the ON-state current of Au-Se-WSe₂ transistors increase to 59.48 μ A μ m⁻¹. The ON-state current of Au-WSe₂ transistor also increase to 14.36 μ A μ m⁻¹ at Vds = 1.5 V, but still lower than Au-Se-WSe₂ transistor with a same channel length The Au-Se-WSe₂ FETs present larger ON-state current density and earlier saturation.



Figure 3.13 The device-to-device variation analysis. (a) Transfer curves of 50 WSe₂FETs. (b) ON-state current histogram of devices.

To have better understanding on the electrical contact, we also fabricated the asymmetric contact WSe₂ transistors with one Au side and the other Au-Se side. We characterize the device twice with source and drain reversed, once using Au and Au-Se as the source electrodes, respectively. When switching the source from Au side to Au-Se side, the device shows a noticeable current increase even with the exact same channel (Figure 3.15). This phenomenon suggests that the Au-Se side has a lower contact resistance than the Au side. When a gate voltage is applied, the valence band bends downwards, promoting the injection of holes and contributing to the current flow. Since Se has a higher work function than Au, the barrier height at the Se-WSe₂ interface is lower than that at the Au-Se interface. When the Au-Se side is used as the drain terminal, it has a lower contact resistance, resulting in a higher drain current than when



Figure 3.14 Contact resistance (RC) extraction using the transfer-length method (TLM). (a) Schematic of the device configuration for TLM. Linear relationship between total resistance and channel length for extraction of contact resistance RC and transfer length LT. (b) Contact resistance (RC) extraction using the transfer-length method (TLM) for Au-WSe₂ FETs and Au-Se-WSe₂ FETs on 300-nm-thick SiO₂ dielectrics. Blue and red circles are the total resistance of Au-WSe₂ FETs (blue) and Au-Se-WSe₂ FETs (red) versus channel length at carrier density of 6.19×10^{12} cm⁻².

Au is used as the drain terminal. Therefore, we can achieve a high saturation current when the negative gate voltage is applied to the Au-Se electrode. These studies on the asymmetric contact transistors provide alternative evidence that the Au-Se-contacted device has better performance than the Au-contacted device. To extract the barrier height of Au-WSe₂ and Au-Se-WSe₂ transistors, we performed the temperature-





Figure 3.15 The electrical characteristics of WSe₂ transistors with asymmetric contact. (a, b) The typical transfer curves and output curves of asymmetric contact WSe₂ transistor. (c)The band diagrams of Au asymmetric contact WSe₂ transistor. Before contact, the Au and Se have different work functions. When switching the source from Au side to Au-Se side, Au-Se side has a lower barrier height than Au side, so the Au-Se side shows higher on-state current density than Au side.

dependent characterization according to the thermionic theory^[188-191]. As temperature decrease, the saturation current of the Au-Se-contacted WSe₂ transistor increases due to the reduction of phonon scattering (Figure 3.16 a). Figure 3.16 b presents the Arrhenius plots under different gate voltages. The slope of the line corresponds to the barrier height at different back voltages. As shown in Figure 3.16 c, the SBH at flat



band is extracted to be 20 meV for Au-Se-WSe₂ transistor and 54 meV for Au-WSe₂ transistor (Figure 3.17).



Figure 3.16 Low temperature characteristics of Au-Se-WSe₂ FETs. (a) The temperature-dependent characteristics of linear transfer curves of Au-Se-WSe₂ FETs with Lch = 4 μ m. The drain current increases with the temperature decrease owing to the reduction of phonon scattering. (b) Arrhenius plots of Au-Se-WSe₂ FETs. The slope of the line is the barrier height at various back voltages. (c) The effective SBH for different back gate voltages.



Figure 3.17 Low temperature characteristics of Au-WSe2 FETs. (a) the effective SBH for different back gate voltages. (b) Arrhenius plots of Au-WSe2 transistors. The slope of the line is the barrier height at various back voltages. (c) The temperature-dependent characteristics of linear transfer curves of 4 μ A channel length Au-WSe2 transistors. The drain current increases with the temperature decrease owing to the reduction of phonon scattering.

3.3.4 Benchmark of p-type transistors with Se interfacial layer

To validate this contact strategy for other p-type semiconductors, we further fabricated back-gated FETs with various p-type semiconductors (black phosphorus, carbon nanotubes) as channel materials. Figure 3.18 a,b show the representative transfer curves and output curves of few-layer BP FETs. The Au-Se-contacted BP FET exhibits higher saturation current density (42.7 μ A μ m⁻¹) than Au-contacted FET (8.6 μ A μ m⁻¹).



Figure 3.18 Electrical characteristics of Au-Se-BP FETs and Au-Se-CNT FETs. (a,b) The transfer characteristics and output characteristics of Au-BP FETs and Au-Se-BP FETs with Lch = 4 μ m. (c,d) The transfer characteristics and output characteristics of Au-CNT FETs and Au-Se-CNT FETs with Lch = 4 μ m.

The Au-Se-contacted CNT FET (Figure 3.18 a,b) also shows higher saturation current density (1 μ A μ m⁻¹) than Au-contacted FET (0.63 μ A μ m⁻¹). These results clearly demonstrate that the Se interfacial contact strategy can extend to other p-type semiconductors.





Figure 3.19 The electrical characteristics of Au-MoS₂ and Au-Se-MoS₂ transistors. (a) The transfer curves of Au-MoS₂ and Au-Se- MoS₂ FETs. (b) The output curves of Au-MoS₂ and Au-Se- MoS₂ FETs. Compared to the Au-MoS₂ transistor, the Au-Se-MoS₂ transistor shows small current density and non-linear output characteristics. The Au-Se-MoS₂ transistor exhibits saturation current (0.8 μ A μ m⁻¹) than Au-MoS₂ transistor (3.4 μ A μ m⁻¹).

In contrast, we also fabricated the n-type MoS_2 transistors with Se interfacial contact as a control device. (Figure 3.19). The Au-Se-MoS₂ transistor exhibits saturation current (0.8 μ A μ m⁻¹) than Au-MoS2 transistor (3.4 μ A μ m⁻¹). When using Au as the contact material, its low work function can result in a low energy barrier at the Au-MoS₂ interface. This can facilitate efficient electron injection from the contact into the n-type MoS₂ semiconductor. When using Au-Se as a contact for n-type MoS₂



Figure 3.20 ON-state current density as a function of Lch of TMD FETs with various contact technologies reported in the literatures^[1-10]. The black line represents the quantum limit of contact resistance. A review of existing literature shows that our Se interfacial layer contact methodology give better device performance with low contact resistance than most works.

transistors, the energy difference between the work function of Se and the Fermi level of MoS_2 (4.48 eV)^[178] lead to a higher Schottky barrier compared to Au-WSe₂.

To further evaluate the performance of p-type 2D transistors, we benchmark the device performance parameters (contact resistance and saturation current density) with other p-type semiconductors to date. Figure 3.20 summarizes the relationship between contact resistance and carrier density. When the carrier density in the semiconductor is low, the contact resistance is relatively high. The contact resistance of the p-type WSe₂ transistor is significantly lower than that of other works with a comparable carrier



Figure 3.21 State-of-the-art contact technology for WSe2 transistors plotted as a function of carrier density.

density, specifically measuring as low as 2.2 k Ω ·µm. Most works reported records are higher than 3 k Ω µm at an n_{2D} of ~10¹³ cm⁻². This low contact resistance value we achieved in our work strongly support the formation of an optimized metalsemiconductor contact. Figure 3.21 summarizes the ON-state current density as a function of channel length of WSe₂ transistors with different contact technologies. As the channel length reduces, the current density will increase. The achievement of the low contact resistance in our work lead to a comparable saturation current for the short channel device for p-type semiconductors. We demonstrate a superior saturated current density compared to most recent works with channel lengths shorter than 1 µm. When the channel length reduces to 100 nm, the short-channel Au-Se-WSe₂ transistor has a saturated current density of 124.62 μ A μ m⁻¹.

In conclusion, we present a reliable method to reduce the contact resistance of ptype 2D transistors using standard laboratory technology. By adopting the ultrathin Se interfacial layer with semiconducting characteristics and the highest work function, we successfully suppress the metal-induced gap states and substantially reduce the Schottky barrier height. The contact resistance suppressed by Se interfacial layer is low to 2.2 k Ω µm. The long-channel Au-Se-WSe₂ transistors exhibit a high ON/OFF ratio over 10⁸. The short-channel Au-Se-WSe₂ transistors have saturated current density increases from 17.78 µA µm⁻¹ to 124.62 µA µm⁻¹ compared to without Se interfacial layer contact. Owing to the unique properties of Se, our findings suggest the immense potential of our Se interfacial contact in enabling the development of high-performance p-type transistors.

3.4 Summary

In conclusion, we present a reliable method to reduce the contact resistance of ptype 2D transistors using standard laboratory technology. By adopting the ultrathin Se interfacial layer with semiconducting characteristics and the highest work function, we successfully suppress the metal-induced gap states and substantially reduce the Schottky barrier height. The contact resistance suppressed by Se interfacial layer is low to 2.2 k Ω µm. The long-channel Au-Se-WSe₂ transistors exhibit a high ON/OFF ratio



over 10^8 . The short-channel Au-Se-WSe₂ transistors have saturated current density increases from 17.78 μ A μ m⁻¹ to 124.62 μ A μ m⁻¹ compared to without Se interfacial layer contact. Owing to the unique properties of Se, our findings suggest the immense potential of our Se interfacial contact in enabling the development of high-performance p-type transistors.

Chapter 4 Conclusions and Outlooks

In conclusion, this thesis demonstrates a new strategy for growth elemental p-type semiconductor Te, which has unique properties and great applications for future electronics. In addition, this thesis also studies the p-type contact by introducing Se interfacial layer at the contact regime to reduce the contact resistance, which is a dominant issue for high performance devices.

2D tellurium shows unique electronic and optical properties. Te is hexagonal crystal structure with helical chains along c-axis by the covalent bonding. It is easier for tellurium to form one dimensional chains and thick layers due to its unique crystal structure and strong interlayer force. In this thesis, we developed a CVD method that uses an as intermediate source to growth aligned Te flakes on mica substrate. XRD and SEM analysis confirm the Cu-Te alloy formation. This approach addresses the issue of non-uniform spatial distribution often encountered in traditional CVD growth processes, enabling consistent, uniform growth. The favorable alignment of the 2D Te flakes is due to the epitaxial growth on the mica surface in the [100] direction from TEM diffraction patterns. The grown aligned Te flakes exhibits high uniformity and ultrasmooth surfaces, as confirmed by AFM characterization. This study provides a foundation for more controlled growth of high-quality, aligned, single-crystalline Te.

For p-type FETs, the recent reported works for p-type FETs fabrication usually use high work function metals, that can reduce the SBH by band alignment. However, the intrinsic issue that the metal induced gap states are not solved due to high DOS of metal
with zero band gap near the Fermi-level. Compared to metal, semiconductor Se has band gap and high work function. We introduce an ultrathin Se interfacial layer at the contact regime. We performed theoretical calculations and conducted many device characterizations to confirm the significant role of Se interfacial layer for low contact resistance. By introducing the Se interfacial layer, the barrier heigh and the metal induce gap states can be great reduces. This Se interfacial layer strategy can also be extended to other p-type semiconductors. Due to the distinctive characteristics of Selenium, our research indicates that our Se interfacial contact holds great promise for facilitating the creation of high-performance p-type transistors.

Reference

[1] W. Wang, Y. Liu, L. Tang, Y. Jin, T. Zhao, and F. Xiu, "Controllable Schottky Barriers between MoS2 and Permalloy," *Sci. Rep.*, vol. 4, no. 1, p. 6928, 2014/11/05 2014, doi: 10.1038/srep06928.

[2] H. C. P. Movva *et al.*, "High-Mobility Holes in Dual-Gated WSe₂ Field-Effect Transistors," *ACS Nano*, vol. 9, no. 10, pp. 10402-10410, 2015/10/27 2015, doi: 10.1021/acsnano.5b04611.

[3] C.-H. Chen *et al.*, "Hole mobility enhancement and p -doping in monolayer WSe₂ by gold decoration," *2D Mater.*, vol. 1, no. 3, p. 034001, 2014/10/28 2014, doi: 10.1088/2053-1583/1/3/034001.

[4] A. Allain and A. Kis, "Electron and Hole Mobilities in Single-Layer WSe₂," *ACS Nano*, vol. 8, no. 7, pp. 7180-7185, 2014/07/22 2014, doi: 10.1021/nn5021538.

[5] H.-J. Chuang *et al.*, "High Mobility WSe₂ p- and n-Type Field-Effect Transistors Contacted by Highly Doped Graphene for Low-Resistance Contacts," *Nano Lett.*, vol. 14, no. 6, pp. 3594-3601, 2014/06/11 2014, doi: 10.1021/nl501275p.

[6] H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi, and A. Javey, "High-Performance Single Layered WSe₂ p-FETs with Chemically Doped Contacts," *Nano Lett.*, vol. 12, no. 7, pp. 3788-3792, 2012/07/11 2012, doi: 10.1021/nl301702r.

[7] Y. Jung *et al.*, "Transferred via contacts as a platform for ideal two-dimensional transistors," *Nat. Electron.*, vol. 2, no. 5, pp. 187-194, 2019/05/01 2019, doi: 10.1038/s41928-019-0245-y.

[8] S. H. H. Shokouh *et al.*, "High-Performance, Air-Stable, Top-Gate, p-Channel WSe₂ Field-Effect Transistor with Fluoropolymer Buffer Layer," *Adv. Funct. Mater.*, vol. 25, no. 46, pp. 7208-7214, 2015, doi: <u>https://doi.org/10.1002/adfm.201502008</u>.

[9] V. T. Vu *et al.*, "One-Step Synthesis of NbSe2/Nb-Doped-WSe₂ Metal/Doped-Semiconductor van der Waals Heterostructures for Doping Controlled Ohmic Contact," *ACS Nano*, vol. 15, no. 8, pp. 13031-13040, 2021/08/24 2021, doi: 10.1021/acsnano.1c02038.

[10] M. Yamamoto, S. Nakaharai, K. Ueno, and K. Tsukagoshi, "Self-Limiting Oxides on WSe₂ as Controlled Surface Acceptors and Low-Resistance Hole Contacts," *Nano Lett.*, vol. 16, no. 4, pp. 2720-2727, 2016/04/13 2016, doi: 10.1021/acs.nanolett.6b00390. [11] P. C. Shen *et al.*, "Ultralow contact resistance between semimetal and monolayer semiconductors," *Nature*, vol. 593, no. 7858, pp. 211-217, May 2021, doi: 10.1038/s41586-021-03472-9.

[12] Y. Wang *et al.*, "Field-effect transistors made from solution-grown twodimensional tellurene," *Nature Electronics*, vol. 1, no. 4, pp. 228-236, 2018, doi: 10.1038/s41928-018-0058-4.

[13] W. Choi, N. Choudhary, G. H. Han, J. Park, D. Akinwande, and Y. H. Lee, "Recent development of two-dimensional transition metal dichalcogenides and their applications," *Mater. Today*, vol. 20, no. 3, pp. 116-130, 2017/04/01/ 2017, doi: https://doi.org/10.1016/j.mattod.2016.10.002.

[14] M. Mo, J. Zeng, X. Liu, W. Yu, S. Zhang, and Y. Qian, "Controlled Hydrothermal Synthesis of Thin Single-Crystal Tellurium Nanobelts and Nanotubes," *Adv. Mater.*, vol. 14, no. 22, pp. 1658-1662, 2002, doi: <u>https://doi.org/10.1002/1521-4095(20021118)14:22</u><1658::AID-ADMA1658>3.0.CO;2-2.

[15] Y. Wang *et al.*, "P-type electrical contacts for 2D transition-metal dichalcogenides," *Nature*, vol. 610, no. 7930, pp. 61-66, 2022/10/01 2022, doi: 10.1038/s41586-022-05134-w.

[16] S. Zhang *et al.*, "Recent progress in 2D group-VA semiconductors: from theory to experiment," *Chem. Soc. Rev.*, vol. 47, no. 3, pp. 982-1021, Feb 5 2018, doi: 10.1039/c7cs00125h.

[17] W. Li *et al.*, "Approaching the quantum limit in two-dimensional semiconductor contacts," *Nature*, vol. 613, no. 7943, pp. 274-279, 2023/01/01 2023, doi: 10.1038/s41586-022-05431-4.

[18] M. Amani *et al.*, "Solution-Synthesized High-Mobility Tellurium Nanoflakes for Short-Wave Infrared Photodetectors," *ACS Nano*, vol. 12, no. 7, pp. 7253-7263, 2018/07/24 2018, doi: 10.1021/acsnano.8b03424.

[19] B. Mayers and Y. Xia, "One-dimensional nanostructures of trigonal tellurium with various morphologies can be synthesized using a solution-phase approach," *J. Mater. Chem.*, 10.1039/B201058E vol. 12, no. 6, pp. 1875-1881, 2002, doi: 10.1039/B201058E.

[20] R. Wu *et al.*, "Bilayer tungsten diselenide transistors with on-state currents exceeding 1.5 milliamperes per micrometre," *Nature Electronics*, 2022, doi: 10.1038/s41928-022-00800-3.

[21] C. Zhao *et al.*, "Evaporated tellurium thin films for p-type field-effect transistors and circuits," *Nat Nanotechnol*, vol. 15, no. 1, pp. 53-58, Jan 2020, doi: 10.1038/s41565-019-0585-9.

[22] C. Liu, R. Wang, and Y. Zhang, "Tellurium Nanotubes and Chemical Analogues from Preparation to Applications: A Minor Review," (in eng), *Nanomaterials (Basel)*, vol. 12, no. 13, Jun 22 2022, doi: 10.3390/nano12132151.

[23] Qisheng Wang, Muhammad Safdar, Kai Xu, Misbah Mirza, Zhenxing Wang, and J. He, "Van der Waals Epitaxy and Photoresponse ofHexagonal Tellurium Nanoplates on Flexible Mica Sheets," *ACS Nano*, 2014.

[24] G. Qiu *et al.*, "Thermoelectric Performance of 2D Tellurium with Accumulation Contacts," *Nano Lett.*, vol. 19, no. 3, pp. 1955-1962, Mar 13 2019, doi: 10.1021/acs.nanolett.8b05144.

[25] C. Liu, R. Wang, and Y. Zhang, "Tellurium Nanotubes and Chemical Analogues from Preparation to Applications: A Minor Review," *Nanomaterials*, vol. 12, no. 13, p. 2151, 2022. [Online]. Available: <u>https://www.mdpi.com/2079-4991/12/13/2151</u>.

[26] X. Zhang *et al.*, "Hydrogen-Assisted Growth of Ultrathin Te Flakes with Giant Gate-Dependent Photoresponse," *Adv. Funct. Mater.*, vol. 29, no. 49, 2019, doi: 10.1002/adfm.201906585.

[27] H. Yang, Y. Ma, Y. Liang, B. Huang, and Y. Dai, "Monolayer HfTeSe4: A Promising Two-Dimensional Photovoltaic Material for Solar Cells with High Efficiency," *ACS Appl. Mater. Interfaces*, vol. 11, no. 41, pp. 37901-37907, 2019/10/16 2019, doi: 10.1021/acsami.9b14920.

[28] L. Wu *et al.*, "2D Tellurium Based High-Performance All-Optical Nonlinear Photonic Devices," *Adv. Funct. Mater.*, vol. 29, no. 4, p. 1806346, 2019/01/01 2019, doi: <u>https://doi.org/10.1002/adfm.201806346</u>.

[29] M. Huang *et al.*, "Large-area single-crystal AB-bilayer and ABA-trilayer graphene grown on a Cu/Ni(111) foil," *Nat Nanotechnol*, vol. 15, no. 4, pp. 289-295, Apr 2020, doi: 10.1038/s41565-019-0622-8.

[30] J. H. Lee *et al.*, "Wafer-scale growth of single-crystal monolayer graphene on reusable hydrogen-terminated germanium," *Science*, vol. 344, no. 6181, pp. 286-9, Apr 18 2014, doi: 10.1126/science.1252268.

[31] J. Li *et al.*, "Wafer-scale single-crystal monolayer graphene grown on sapphire substrate," *Nat. Mater.*, Jan 20 2022, doi: 10.1038/s41563-021-01174-1.

[32] V. L. Nguyen *et al.*, "Layer-controlled single-crystalline graphene film with stacking order via Cu-Si alloy formation," *Nat Nanotechnol,* vol. 15, no. 10, pp. 861-867, Oct 2020, doi: 10.1038/s41565-020-0743-0.

[33] K. S. Novoselov. *et al.*, "Electric Field Effect in Atomically Thin Carbon Films," *Science*, vol. 306, p. 666, 2004.

[34] G. Yuan *et al.*, "Proton-assisted growth of ultra-flat graphene films," *Nature*, vol. 577, no. 7789, pp. 204-208, Jan 2020, doi: 10.1038/s41586-019-1870-3.

[35] Z. Du *et al.*, "Conversion of non-van der Waals solids to 2D transitionmetal chalcogenides," *Nature*, vol. 577, no. 7791, pp. 492-496, Jan 2020, doi: 10.1038/s41586-019-1904-x.

[36] D. Jariwala, T. J. Marks, and M. C. Hersam, "Mixed-dimensional van der Waals heterostructures," *Nat. Mater.*, vol. 16, no. 2, pp. 170-181, Feb 2017, doi: 10.1038/nmat4703.

[37] P. Miro, M. Audiffred, and T. Heine, "An atlas of two-dimensional materials," *Chem. Soc. Rev.*, vol. 43, no. 18, pp. 6537-54, Sep 21 2014, doi: 10.1039/c4cs00102h.

[38] N. Mounet *et al.*, "Two-dimensional materials from high-throughput computational exfoliation of experimentally known compounds," *Nat Nanotechnol*, vol. 13, no. 3, pp. 246-252, Mar 2018, doi: 10.1038/s41565-017-0035-5.

[39] D. Voiry, A. Mohite, and M. Chhowalla, "Phase engineering of transition metal dichalcogenides," *Chem. Soc. Rev.*, vol. 44, no. 9, pp. 2702-12, May 7 2015, doi: 10.1039/c5cs00151j.

[40] Y. Xiao, J. Liu, and L. Fu, "Moiré is More: Access to New Properties of Two-Dimensional Layered Materials," *Matter*, vol. 3, no. 4, pp. 1142-1161, 2020, doi: 10.1016/j.matt.2020.07.001.

[41] M. Zeng, L. Li, X. Zhu, and L. Fu, "A Liquid Metal Reaction System for Advanced Material Manufacturing," *Accounts of Materials Research*, vol. 2, no. 8, pp. 669-680, 2021, doi: 10.1021/accountsmr.1c00101.

[42] Y. Zhang *et al.*, "Recent Progress in CVD Growth of 2D Transition Metal Dichalcogenides and Related Heterostructures," *Adv. Mater.*, vol. 31, no. 41, p. e1901694, Oct 2019, doi: 10.1002/adma.201901694.

[43] J. Zhou *et al.*, "A library of atomically thin metal chalcogenides," *Nature*, vol. 556, no. 7701, pp. 355-359, Apr 2018, doi: 10.1038/s41586-018-0008-3.

[44] Y. Li, G. Kuang, Z. Jiao, L. Yao, and R. Duan, "Recent progress on the mechanical exfoliation of 2D transition metal dichalcogenides," *Materials Research Express*, vol. 9, no. 12, p. 122001, 2022/12/07 2022, doi: 10.1088/2053-1591/aca6c6.

[45] Y. Huang *et al.*, "Universal mechanical exfoliation of large-area 2D crystals," *Nat. Commun.*, vol. 11, no. 1, p. 2453, 2020/05/15 2020, doi: 10.1038/s41467-020-16266-w.

[46] A. Bolotsky *et al.*, "Two-Dimensional Materials in Biosensing and Healthcare: From In Vitro Diagnostics to Optogenetics and Beyond," *ACS Nano*, vol. 13, no. 9, pp. 9781-9810, 2019/09/24 2019, doi: 10.1021/acsnano.9b03632.

[47] M. A. Islam *et al.*, "Exfoliation mechanisms of 2D materials and their applications," *Applied Physics Reviews*, vol. 9, no. 4, 2022, doi: 10.1063/5.0090717.

[48] Z. Hu, Z.-B. Liu, and J.-G. Tian, "Stacking of Exfoliated Two-Dimensional Materials: A Review," *Chin. J. Chem*. vol. 38, no. 9, pp. 981-995, 2020, doi: <u>https://doi.org/10.1002/cjoc.202000092</u>.

[49] M. B. Askari, A. F. Kalourazi, M. Seifi, S. S. Shahangian, N. Askari, and T. J. Manjili, "Hydrothermal Synthesis of molybdenum disulfide (MoS2) and study of structure, optical, electrical and high Antibacterial properties," *Optik,* vol. 174, pp. 154-162, 2018/12/01/ 2018, doi: https://doi.org/10.1016/j.ijleo.2018.08.035.

[50] L. Luo *et al.*, "Hydrothermal synthesis of MoS2 with controllable morphologies and its adsorption properties for bisphenol A," *Journal of Saudi Chemical Society*, vol. 23, no. 6, pp. 762-773, 2019/09/01/ 2019, doi: https://doi.org/10.1016/j.jscs.2019.01.005.

[51] J. Strachan, A. F. Masters, and T. Maschmeyer, "Critical review: hydrothermal synthesis of 1T-MoS2 – an important route to a promising material," *J. Mater. Chem. A*, 10.1039/D1TA01230D vol. 9, no. 15, pp. 9451-9461, 2021, doi: 10.1039/D1TA01230D.

[52] S. Muralikrishna, K. Manjunath, D. Samrat, V. Reddy, T. Ramakrishnappa, and D. H. Nagaraju, "Hydrothermal synthesis of 2D MoS2 nanosheets for electrocatalytic hydrogen evolution reaction," *RSC Advances*, 10.1039/C5RA18855E vol. 5, no. 109, pp. 89389-89396, 2015, doi: 10.1039/C5RA18855E.

[53] N. Chaudhary, M. Khanuja, Abid, and S. S. Islam, "Hydrothermal synthesis of MoS2 nanosheets for multiple wavelength optical sensing applications," *Sensors and Actuators A: Physical*, vol. 277, pp. 190-198, 2018/07/01/ 2018, doi: https://doi.org/10.1016/j.sna.2018.05.008.

[54] G. P. Feng, A. Wei, Y. Zhao, and J. Liu, "Synthesis of flower-like MoS2 nanosheets microspheres by hydrothermal method," *Journal of Materials Science: Materials in Electronics*, vol. 26, pp. 8160-8166, 2015.

[55] Q. Zhang, L. Mei, X. Cao, Y. Tang, and Z. Zeng, "Intercalation and exfoliation chemistries of transition metal dichalcogenides," *J. Mater. Chem. A*, 10.1039/D0TA03727C vol. 8, no. 31, pp. 15417-15444, 2020, doi: 10.1039/D0TA03727C.

[56] M. Rajapakse *et al.*, "Intercalation as a versatile tool for fabrication, property tuning, and phase transitions in 2D materials," *npj 2D Materials and Applications*, vol. 5, no. 1, p. 30, 2021/03/10 2021, doi: 10.1038/s41699-021-00211-6.

[57] Y. Chen, C. L. Tan, and H. Zhang, "Two-dimensional graphene analogues for biomedical applications," *Cata. Commun.*, vol. 44, pp. 2681-2701, 01/05 2015.

[58] R. Yang *et al.*, "High-yield production of mono- or few-layer transition metal dichalcogenide nanosheets by an electrochemical lithium ion intercalation-based exfoliation method," *Nat. Protoc.*, vol. 17, no. 2, pp. 358-377, 2022/02/01 2022, doi: 10.1038/s41596-021-00643-w.

[59] Z. Cai, B. Liu, X. Zou, and H.-M. Cheng, "Chemical Vapor Deposition Growth and Applications of Two-Dimensional Materials and Their Heterostructures," *Chem. Rev.*, vol. 118, no. 13, pp. 6091-6133, 2018/07/11 2018, doi: 10.1021/acs.chemrev.7b00536.

[60] S. Bhowmik and A. Govind Rajan, "Chemical vapor deposition of 2D materials: A review of modeling, simulation, and machine learning studies," *iScience*, vol. 25, no. 3, p. 103832, 2022/03/18/ 2022, doi: <u>https://doi.org/10.1016/j.isci.2022.103832</u>.

[61] Y. Zhang, L. Zhang, and C. Zhou, "Review of Chemical Vapor Deposition of Graphene and Related Applications," *Acc. Chem. Res.*, vol. 46, no. 10, pp. 2329-2339, 2013/10/15 2013, doi: 10.1021/ar300203n.

[62] C. Mattevi, H. Kim, and M. Chhowalla, "A review of chemical vapour deposition of graphene on copper," *J. Mater. Chem.*, 10.1039/C0JM02126A vol. 21, no. 10, pp. 3324-3334, 2011, doi: 10.1039/C0JM02126A.

 [63] L. Seravalli and M. Bosi, "A Review on Chemical Vapour Deposition of Two-Dimensional MoS2 Flakes," *Materials*, vol. 14, no. 24, p. 7590, 2021. [Online].
 Available: <u>https://www.mdpi.com/1996-1944/14/24/7590</u>.

Z. Wu, J. Qi, W. Wang, Z. Zeng, and Q. He, "Emerging elemental two-[64] dimensional materials energy applications," J. Mater. Chem. for Α. 10.1039/D1TA03676A vol. 9. 35, 18793-18817, 2021, no. pp. doi: 10.1039/D1TA03676A.

[65] A. Hayat *et al.*, "Recent advances, properties, fabrication and opportunities in two-dimensional materials for their potential sustainable applications," *Energy Storage Materials*, vol. 59, p. 102780, 2023/05/01/ 2023, doi: <u>https://doi.org/10.1016/j.ensm.2023.102780</u>.

[66] N. R. Glavin *et al.*, "Emerging Applications of Elemental 2D Materials," *Adv. Mater.*, vol. 32, no. 7, p. 1904302, 2020, doi: <u>https://doi.org/10.1002/adma.201904302</u>.

[67] A. J. Mannix, B. Kiraly, M. C. Hersam, and N. P. Guisinger, "Synthesis and chemistry of elemental 2D materials," *Nat. Rev. Chem.*, vol. 1, no. 2, p. 0014, 2017/01/25 2017, doi: 10.1038/s41570-016-0014.

[68] C. Cesare, "Physicists announce graphene's latest cousin: stanene," *Nature,* vol. 524, no. 7563, pp. 18-18, 2015/08/01 2015, doi: 10.1038/nature.2015.18113.

[69] F.-f. Zhu *et al.*, "Epitaxial growth of two-dimensional stanene," *Nat. Mater.*, vol. 14, no. 10, pp. 1020-1025, 2015/10/01 2015, doi: 10.1038/nmat4384.

[70] S. Rani, K. Suganthi, and S. C. Roy, "Stanene: State of the Art and Future Prospects," *J. Electron. Mater.*, vol. 52, no. 6, pp. 3563-3575, 2023/06/01 2023, doi: 10.1007/s11664-023-10377-y.

[71] J. Li *et al.*, "Anisotropic Electronic Structure and Interfacial Chemical Reaction of Stanene/Bi2Te3," *J. Phys. Chem. C*, vol. 124, no. 8, pp. 4917-4924, 2020/02/27 2020, doi: 10.1021/acs.jpcc.0c00139.

[72] Y. V. Kaneti, D. P. Benu, X. Xu, B. Yuliarto, Y. Yamauchi, and D. Golberg, "Borophene: Two-dimensional Boron Monolayer: Synthesis, Properties, and Potential Applications," *Chem. Rev.*, vol. 122, no. 1, pp. 1000-1051, 2022/01/12 2022, doi: 10.1021/acs.chemrev.1c00233.

[73] A. J. Mannix, Z. Zhang, N. P. Guisinger, B. I. Yakobson, and M. C. Hersam, "Borophene as a prototype for synthetic 2D materials development," *Nature Nanotechnology*, vol. 13, no. 6, pp. 444-450, 2018/06/01 2018, doi: 10.1038/s41565-018-0157-4.

[74] X. Liu, Q. Li, Q. Ruan, M. S. Rahn, B. I. Yakobson, and M. C. Hersam, "Borophene synthesis beyond the single-atomic-layer limit," *Nat. Mater.*, vol. 21, no. 1, pp. 35-40, 2022/01/01 2022, doi: 10.1038/s41563-021-01084-2.

[75] K. Ledwaba, S. Karimzadeh, and T. C. Jen, "Emerging borophene twodimensional nanomaterials for hydrogen storage," *Materials Today Sustainability*, vol.
22, p. 100412, 2023/06/01/ 2023, doi: <u>https://doi.org/10.1016/j.mtsust.2023.100412</u>.

[76] E. Golias, M. Krivenkov, A. Varykhalov, J. Sanchez-Barriga, and O. Rader, "Band Renormalization of Blue Phosphorus on Au(111)," *Nano Lett.*, vol. 18, no. 11, pp. 6672-6678, Nov 14 2018, doi: 10.1021/acs.nanolett.8b01305.

[77] M. Kim *et al.*, "Intrinsic Correlation between Electronic Structure and Degradation: From Few-Layer to Bulk Black Phosphorus," *Angew Chem Int Ed Engl,* vol. 58, no. 12, pp. 3754-3758, Mar 18 2019, doi: 10.1002/anie.201811743.

[78] L. Li *et al.*, "Black phosphorus field-effect transistors," *Nat Nanotechnol,* vol. 9, no. 5, pp. 372-7, May 2014, doi: 10.1038/nnano.2014.35.

[79] Z. Liu *et al.*, "Unzipping of black phosphorus to form zigzag-phosphorene nanobelts," *Nat. Commun.*, vol. 11, no. 1, p. 3917, Aug 6 2020, doi: 10.1038/s41467-020-17622-6.

[80] J. Qiao, X. Kong, Z. X. Hu, F. Yang, and W. Ji, "High-mobility transport anisotropy and linear dichroism in few-layer black phosphorus," *Nat. Commun.*, vol. 5, p. 4475, Jul 21 2014, doi: 10.1038/ncomms5475.

[81] Y. Xu *et al.*, "Epitaxial nucleation and lateral growth of high-crystalline black phosphorus films on silicon," *Nat. Commun.*, vol. 11, no. 1, p. 1330, Mar 12 2020, doi: 10.1038/s41467-020-14902-z.

[82] Y. Mogulkoc, M. Modarresi, A. Mogulkoc, and Y. O. Ciftci, "Electronic and optical properties of bilayer blue phosphorus," *Computational Materials Science*, vol. 124, pp. 23-29, 2016, doi: 10.1016/j.commatsci.2016.07.015.

[83] J. Zeng, P. Cui, and Z. Zhang, "Half Layer By Half Layer Growth of a Blue Phosphorene Monolayer on a GaN(001) Substrate," *Phys. Rev. Lett.*, vol. 118, no. 4, p. 046101, Jan 27 2017, doi: 10.1103/PhysRevLett.118.046101.

[84] J. L. Zhang *et al.*, "Reversible Oxidation of Blue Phosphorus Monolayer on Au(111)," *Nano Lett.*, vol. 19, no. 8, pp. 5340-5346, Aug 14 2019, doi: 10.1021/acs.nanolett.9b01796.

[85] V. Shanmugam *et al.*, "A Review of the Synthesis, Properties, and Applications of 2D Materials," *Particle & Particle Systems Characterization*, vol. 39, no. 6, p. 2200031, 2022, doi: <u>https://doi.org/10.1002/ppsc.202200031</u>.

[86] Z. Lin *et al.*, "2D materials advances: from large scale synthesis and controlled heterostructures to improved characterization techniques, defects and applications," *2D Materials*, vol. 3, no. 4, p. 042001, 2016/12/08 2016, doi: 10.1088/2053-1583/3/4/042001.

[87] C. Huo, Z. Yan, X. Song, and H. Zeng, "2D materials via liquid exfoliation: a review on fabrication and applications," *Science Bulletin*, vol. 60, no. 23, pp. 1994-2008, 2015/12/01/ 2015, doi: <u>https://doi.org/10.1007/s11434-015-0936-3</u>.

[88] X. Zhang, L. Hou, A. Ciesielski, and P. Samorì, "2D Materials Beyond Graphene for High-Performance Energy Storage Applications," *Adv. Energy Mater.*, vol. 6, no. 23, p. 1600671, 2016, doi: <u>https://doi.org/10.1002/aenm.201600671</u>.

[89] J. Y. Lim *et al.*, "Van der Waals junction field effect transistors with both n- and p-channel transition metal dichalcogenides," *npj 2D Materials and Applications*, vol. 2, no. 1, p. 37, 2018/11/05 2018, doi: 10.1038/s41699-018-0082-2.

[90] J. Miao, X. Zhang, Y. Tian, and Y. Zhao, "Recent Progress in Contact Engineering of Field-Effect Transistor Based on Two-Dimensional Materials," (in eng), *Nanomaterials (Basel)*, vol. 12, no. 21, Oct 31 2022, doi: 10.3390/nano12213845.

[91] S. Ahmed and J. Yi, "Two-Dimensional Transition Metal Dichalcogenides and Their Charge Carrier Mobilities in Field-Effect Transistors," *Nano-Micro Letters*, vol. 9, no. 4, p. 50, 2017/08/16 2017, doi: 10.1007/s40820-017-0152-6.

[92] S. Ahmed and J. Yi, "Two-Dimensional Transition Metal Dichalcogenides and Their Charge Carrier Mobilities in Field-Effect Transistors," (in eng), *Nanomicro Lett*, vol. 9, no. 4, p. 50, 2017, doi: 10.1007/s40820-017-0152-6.

[93] H. Schmidt, F. Giustiniano, and G. Eda, "Electronic transport properties of transition metal dichalcogenide field-effect devices: surface and interface effects,"

Chem. Soc. Rev., 10.1039/C5CS00275C vol. 44, no. 21, pp. 7715-7736, 2015, doi: 10.1039/C5CS00275C.

[94] Z. Cheng *et al.*, "How to report and benchmark emerging field-effect transistors," *Nature Electronics*, vol. 5, no. 7, pp. 416-423, 2022, doi: 10.1038/s41928-022-00798-8.

[95] T. Tu *et al.*, "Uniform High-k Amorphous Native Oxide Synthesized by Oxygen Plasma for Top-Gated Transistors," *Nano Lett.*, vol. 20, no. 10, pp. 7469-7475, 2020/10/14 2020, doi: 10.1021/acs.nanolett.0c02951.

[96] S. Choi *et al.*, "Excessive Oxygen Peroxide Model-Based Analysis of Positive-Bias-Stress and Negative-Bias-Illumination-Stress Instabilities in Self-Aligned Top-Gate Coplanar In–Ga–Zn–O Thin-Film Transistors," *Advanced Electronic Materials*, vol. 8, no. 5, p. 2101062, 2022, doi: <u>https://doi.org/10.1002/aelm.202101062</u>.

[97] X. Liu *et al.*, "Charge–Ferroelectric Transition in Ultrathin Na0.5Bi4.5Ti4O15 Flakes Probed via a Dual-Gated Full van der Waals Transistor," *Adv. Mater.*, vol. 32, no. 49, p. 2004813, 2020, doi: <u>https://doi.org/10.1002/adma.202004813</u>.

[98] Y. Guan *et al.*, "Ultra-thin top-gate insulator of atomic-layer-deposited HfOx for amorphous InGaZnO thin-film transistors," *Appl. Surf. Sci.*, vol. 625, p. 157177, 2023/07/15/ 2023, doi: <u>https://doi.org/10.1016/j.apsusc.2023.157177</u>.

[99] X. Gao *et al.*, "Realization of flexible in-memory computing in a van der Waals ferroelectric heterostructure tri-gate transistor," *Nano Research*, 2023/08/01 2023, doi: 10.1007/s12274-023-5964-8.

[100] C. C. Cheng *et al.*, "First demonstration of 40-nm channel length top-gate WS2 pFET using channel area-selective CVD growth directly on SiOx/Si substrate," in *2019 Symposium on VLSI Technology*, 9-14 June 2019 2019, pp. T244-T245, doi: 10.23919/VLSIT.2019.8776498.

[101] D. Akinwande *et al.*, "Graphene and two-dimensional materials for silicon technology," *Nature*, vol. 573, no. 7775, pp. 507-518, 2019/09/01 2019, doi: 10.1038/s41586-019-1573-9.

[102] M. Chhowalla, D. Jena, and H. Zhang, "Two-dimensional semiconductors for transistors," *Nat. Rev. Mater.*, vol. 1, no. 11, p. 16052, 2016/08/17 2016, doi: 10.1038/natrevmats.2016.52.

[103] P.-C. Shen *et al.*, "Ultralow contact resistance between semimetal and monolayer semiconductors," *Nature*, vol. 593, no. 7858, pp. 211-217, 2021/05/01 2021, doi: 10.1038/s41586-021-03472-9.

[104] A. S. Chou *et al.*, "Antimony Semimetal Contact with Enhanced Thermal Stability for High Performance 2D Electronics," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 11-16 Dec. 2021 2021, pp. 7.2.1-7.2.4, doi: 10.1109/IEDM19574.2021.9720608.

[105] b. Felix L"upkea, Ji'r'ı Dole'zalc, b. Vasily Cherepanova, Ivan O'st''adalc, b. F. Stefan Tautza, and b. Bert Voigtl"andera, "Surface structures of tellurium on Si(111)–(7×7) studied by low-energy electron diffraction and scanning tunneling microscopy."

[106] H. Cui *et al.*, "Tellurene Nanoflake-Based NO2 Sensors with Superior Sensitivity and a Sub-Parts-per-Billion Detection Limit," *ACS Appl. Mater. Interfaces*, vol. 12, no. 42, pp. 47704-47713, Oct 21 2020, doi: 10.1021/acsami.0c15964.

[107] Z. Gao, G. Liu, and J. Ren, "High Thermoelectric Performance in Two-Dimensional Tellurium: An Ab Initio Study," *ACS Appl. Mater. Interfaces*, vol. 10, no.
47, pp. 40702-40709, Nov 28 2018, doi: 10.1021/acsami.8b11836.

[108] S. Sharma, N. Singh, and U. Schwingenschlögl, "Two-Dimensional Tellurene as Excellent Thermoelectric Material," *ACS Appl. Energy Mater.*, vol. 1, no. 5, pp. 1950-1954, 2018, doi: 10.1021/acsaem.8b00032.

[109] C. Shen *et al.*, "Tellurene Photodetector with High Gain and Wide Bandwidth," *ACS Nano*, vol. 14, no. 1, pp. 303-310, Jan 28 2020, doi: 10.1021/acsnano.9b04507.

[110] W. Ma *et al.*, "Ultrabroadband Tellurium Photoelectric Detector from Visible to Millimeter Wave," *Adv Sci (Weinh)*, p. e2103873, Dec 19 2021, doi: 10.1002/advs.202103873.

[111] L. Wu *et al.*, "2D Tellurium Based High-Performance All-Optical Nonlinear Photonic Devices," *Adv. Funct. Mater.*, vol. 29, no. 4, 2019, doi: 10.1002/adfm.201806346.

[112] S. Gao, Y. Wang, R. Wang, and W. Wu, "Piezotronic effect in 1D van der Waals solid of elemental tellurium nanobelt for smart adaptive electronics," *Semicond. Sci. Technol.*, vol. 32, no. 10, 2017, doi: 10.1088/1361-6641/aa8605.

[113] Z. He, Y. Yang, J. W. Liu, and S. H. Yu, "Emerging tellurium nanostructures: controllable synthesis and their applications," *Chem. Soc. Rev.*, vol. 46, no. 10, pp. 2732-2753, May 22 2017, doi: 10.1039/c7cs00013h.

[114] Z. Lin, C. Wang, and Y. Chai, "Emerging Group-VI Elemental 2D Materials: Preparations, Properties, and Device Applications," *Small*, vol. 16, no. 41, p. e2003319, Oct 2020, doi: 10.1002/smll.202003319.

[115] J. Qiao, Y. Pan, F. Yang, C. Wang, Y. Chai, and W. Ji, "Few-layer Tellurium: one-dimensional-like layered elementary semiconductor with striking physical properties," *Science Bulletin*, vol. 63, no. 3, pp. 159-168, 2018, doi: 10.1016/j.scib.2018.01.010.

[116] G. Qiu, A. Charnas, C. Niu, Y. Wang, W. Wu, and P. D. Ye, "The resurrection of tellurium as an elemental two-dimensional semiconductor," *npj 2D Materials and Applications,* vol. 6, no. 1, p. 17, 2022/03/14 2022, doi: 10.1038/s41699-022-00293-w.

[117] W. Wu, G. Qiu, Y. Wang, R. Wang, and P. Ye, "Tellurene: its physical properties, scalable nanomanufacturing, and device applications," *Chem. Soc. Rev.*, 10.1039/C8CS00598B vol. 47, no. 19, pp. 7203-7212, 2018, doi: 10.1039/C8CS00598B.

[118] G. Qiu *et al.*, "Thermoelectric Performance of 2D Tellurium with Accumulation Contacts," *Nano Lett.*, vol. 19, no. 3, pp. 1955-1962, 2019/03/13 2019, doi: 10.1021/acs.nanolett.8b05144.

[119] Y. Wang *et al.*, "Strain-Engineered Anisotropic Optical and Electrical Properties in 2D Chiral-Chain Tellurium," *Adv. Mater.*, vol. 32, no. 29, p. 2002342, 2020, doi: <u>https://doi.org/10.1002/adma.202002342</u>.

[120] J. Zha *et al.*, "Electronic/Optoelectronic Memory Device Enabled by Tellurium-based 2D van der Waals Heterostructure for in-Sensor Reservoir Computing at the Optical Communication Band," *Adv. Mater.*, vol. 35, no. 20, p. 2211598, 2023, doi: <u>https://doi.org/10.1002/adma.202211598</u>.

[121] S. Huang *et al.*, "Anisotropic thermal conductivity in 2D tellurium," *2D Materials*, vol. 7, no. 1, p. 015008, 2019/11/04 2020, doi: 10.1088/2053-1583/ab4eee.

[122] S. Guo *et al.*, "Ultrathin tellurium dioxide: emerging direct bandgap semiconductor with high-mobility transport anisotropy," *Nanoscale*,

10.1039/C8NR01028E vol. 10, no. 18, pp. 8397-8403, 2018, doi: 10.1039/C8NR01028E.

[123] Y. Yan *et al.*, "A tellurium short-wave infrared photodetector with fast response and high specific detectivity," *Nanoscale*, 10.1039/D2NR02822K vol. 14, no. 36, pp. 13187-13191, 2022, doi: 10.1039/D2NR02822K.

[124] F. Zhang *et al.*, "Broadband nonlinear absorption properties of twodimensional hexagonal tellurene nanosheets," *Nanoscale*, 10.1039/C9NR03701B vol. 11, no. 36, pp. 17058-17064, 2019, doi: 10.1039/C9NR03701B.

[125] N. Furuta, H. Itinose, N. Maruyama, and Y. Ohasi, "Morphology and Dislocation Structure of Tellurium Whiskers Grown from the Vapor," *Jpn. J. Appl. Phys.*, vol. 11, no. 8, p. 1113, 1972/08/01 1972, doi: 10.1143/JJAP.11.1113.

[126] F. Liu, W. T. Navaraj, N. Yogeswaran, D. H. Gregory, and R. Dahiya, "van der Waals Contact Engineering of Graphene Field-Effect Transistors for Large-Area Flexible Electronics," *ACS Nano*, vol. 13, no. 3, pp. 3257-3268, 2019/03/26 2019, doi: 10.1021/acsnano.8b09019.

[127] Y.-Y. Noh, X. Cheng, M. Tello, M.-J. Lee, and H. Sirringhaus, "Controlling contact resistance in top-gate polythiophene-based field-effect transistors by molecular engineering," *Semicond. Sci. Technol.*, vol. 26, no. 3, p. 034003, 2011/02/14 2011, doi: 10.1088/0268-1242/26/3/034003.

[128] J. Chen *et al.*, "Contact Engineering of Molybdenum Ditelluride Field Effect Transistors through Rapid Thermal Annealing," *ACS Appl. Mater. Interfaces*, vol. 9, no. 35, pp. 30107-30114, 2017/09/06 2017, doi: 10.1021/acsami.7b06739.

[129] J. Miao *et al.*, "A "Click" Reaction to Engineer MoS2 Field-Effect Transistors with Low Contact Resistance," *ACS Nano*, vol. 16, no. 12, pp. 20647-20655, 2022/12/27 2022, doi: 10.1021/acsnano.2c07670.

[130] Y. Du, H. Liu, Y. Deng, and P. D. Ye, "Device Perspective for Black Phosphorus Field-Effect Transistors: Contact Resistance, Ambipolar Behavior, and Scaling," *ACS Nano*, vol. 8, no. 10, pp. 10035-10042, 2014/10/28 2014, doi: 10.1021/nn502553m.

[131] H. M. W. Khalil, M. F. Khan, J. Eom, and H. Noh, "Highly Stable and Tunable Chemical Doping of Multilayer WS2 Field Effect Transistor: Reduction in Contact Resistance," *ACS Appl. Mater. Interfaces,* vol. 7, no. 42, pp. 23589-23596, 2015/10/28 2015, doi: 10.1021/acsami.5b06825.

[132] Ansh, J. Kumar, G. Sheoran, R. Mishra, S. Raghavan, and M. Shrivastava, "Selective Electron or Hole Conduction in Tungsten Diselenide (WSe₂) Field-Effect Transistors by Sulfur-Assisted Metal-Induced Gap State Engineering," *IEEE Transactions on Electron Devices*, vol. 67, no. 1, pp. 383-388, 2020, doi: 10.1109/TED.2019.2956781.

[133] G.-S. Kim, S.-H. Kim, J. Park, K. H. Han, J. Kim, and H.-Y. Yu, "Schottky Barrier Height Engineering for Electrical Contacts of Multilayered MoS2 Transistors with Reduction of Metal-Induced Gap States," *ACS Nano*, vol. 12, no. 6, pp. 6292-6300, 2018/06/26 2018, doi: 10.1021/acsnano.8b03331.

[134] P. D. Patil *et al.*, "Gate-Induced Metal–Insulator Transition in 2D van der Waals Layers of Copper Indium Selenide Based Field-Effect Transistors," *ACS Nano*, vol. 13, no. 11, pp. 13413-13420, 2019/11/26 2019, doi: 10.1021/acsnano.9b06846.

[135] J. Hu, K. C. Saraswat, and H.-S. P. Wong, "Metal/III-V Schottky barrier height tuning for the design of nonalloyed III-V field-effect transistor source/drain contacts," *J. Appl. Phys.*, vol. 107, no. 6, 2010, doi: 10.1063/1.3327434.

[136] J. J. Palacios, P. Tarakeshwar, and D. M. Kim, "Metal contacts in carbon nanotube field-effect transistors: Beyond the Schottky barrier paradigm," *Phys. Rev. B*, vol. 77, no. 11, p. 113403, 03/12/ 2008, doi: 10.1103/PhysRevB.77.113403.

[137] Z.-Q. Fan, X.-W. Jiang, J. Chen, and J.-W. Luo, "Improving Performances of In-Plane Transition-Metal Dichalcogenide Schottky Barrier Field-Effect Transistors," *ACS Appl. Mater. Interfaces,* vol. 10, no. 22, pp. 19271-19277, 2018/06/06 2018, doi: 10.1021/acsami.8b04860.

[138] R.-S. Chen, G. Ding, Y. Zhou, and S.-T. Han, "Fermi-level depinning of 2D transition metal dichalcogenide transistors," *Journal of Materials Chemistry C*, 10.1039/D1TC01463C vol. 9, no. 35, pp. 11407-11427, 2021, doi: 10.1039/D1TC01463C.

[139] Y. Wang *et al.*, "Schottky barrier heights in two-dimensional field-effect transistors: from theory to experiment," *Rep. Prog. Phys.*, vol. 84, no. 5, p. 056501, 2021/04/27 2021, doi: 10.1088/1361-6633/abf1d4.

[140] Y. Zhao, K. Xu, F. Pan, C. Zhou, F. Zhou, and Y. Chai, "Doping, Contact and Interface Engineering of Two-Dimensional Layered Transition Metal Dichalcogenides Transistors," *Adv. Funct. Mater.*, vol. 27, no. 19, p. 1603484, 2017, doi: <u>https://doi.org/10.1002/adfm.201603484</u>.

[141] Y. Liu *et al.*, "Approaching the Schottky-Mott limit in van der Waals metal-semiconductor junctions," *Nature*, vol. 557, no. 7707, pp. 696-700, May 2018, doi: 10.1038/s41586-018-0129-8.

[142] Y. Wang *et al.*, "P-type electrical contacts for two-dimensional transition metal dichalcogenides," *Nature*, Aug 1 2022, doi: 10.1038/s41586-022-05134-w.

[143] C. Ma *et al.*, "Two-dimensional van der Waals thin film transistors as active matrix for spatially resolved pressure sensing," *Nano Research*, vol. 14, no. 10, pp. 3395-3401, 2021/10/01 2021, doi: 10.1007/s12274-021-3717-0.

[144] C. Liu, L. Wang, J. Qi, and K. Liu, "Designed Growth of Large-Size 2D Single Crystals," (in eng), *Adv. Mater.*, vol. 32, no. 19, p. e2000046, May 2020, doi: 10.1002/adma.202000046.

[145] N. Mounet *et al.*, "Two-dimensional materials from high-throughput computational exfoliation of experimentally known compounds," *Nature Nanotechnology*, vol. 13, no. 3, pp. 246-252, 2018/03/01 2018, doi: 10.1038/s41565-017-0035-5.

[146] L. Huang *et al.*, "Salt-Assisted Synthesis of 2D Materials," *Adv. Funct. Mater.*, vol. 30, no. 19, p. 1908486, 2020, doi: <u>https://doi.org/10.1002/adfm.201908486</u>.

[147] X. Jing *et al.*, "Engineering Field Effect Transistors with 2D Semiconducting Channels: Status and Prospects," *Adv. Funct. Mater.*, vol. 30, no. 18, p. 1901971, 2020, doi: <u>https://doi.org/10.1002/adfm.201901971</u>.

[148] P. Miró, M. Audiffred, and T. Heine, "An atlas of two-dimensional materials," *Chem. Soc. Rev.*, 10.1039/C4CS00102H vol. 43, no. 18, pp. 6537-6554, 2014, doi: 10.1039/C4CS00102H.

[149] X. Li, C. Chen, Y. Yang, Z. Lei, and H. Xu, "2D Re-Based Transition Metal Chalcogenides: Progress, Challenges, and Opportunities," *Adv. Sci.*, vol. 7, no. 23, p. 2002320, 2020, doi: <u>https://doi.org/10.1002/advs.202002320</u>.

[150] J. K. Qin *et al.*, "Epitaxial Growth of 1D Atomic Chain Based Se Nanoplates on Monolayer ReS

2

for High-Performance Photodetectors," *Adv. Funct. Mater.*, vol. 28, no. 48, 2018, doi: 10.1002/adfm.201806254.

[151] X. B. Cao, Y. Xie, S. Y. Zhang, and F. Q. Li, "Ultra-Thin Trigonal Selenium Nanoribbons Developed from Series-Wound Beads," *Adv. Mater.*, vol. 16, no. 7, pp. 649-653, 2004, doi: 10.1002/adma.200306317.

[152] C. Xing *et al.*, "2D Nonlayered Selenium Nanosheets: Facile Synthesis,
 Photoluminescence, and Ultrafast Photonics," *Advanced Optical Materials*, vol. 5, no.
 24, 2017, doi: 10.1002/adom.201700884.

[153] R. M. Martin, G. Lucovsky, and K. Helliwell, "Intermolecular bonding and lattice dynamics of Se and Te," *Phys. Rev. B*, vol. 13, no. 4, pp. 1383-1395, 1976, doi: 10.1103/PhysRevB.13.1383.

[154] J. Qin *et al.*, "Controlled Growth of a Large-Size 2D Selenium Nanosheet and Its Electronic and Optoelectronic Applications," (in eng), *ACS Nano*, vol. 11, no. 10, pp. 10222-10229, Oct 24 2017, doi: 10.1021/acsnano.7b04786.

[155] C. Xing *et al.*, "2D Nonlayered Selenium Nanosheets: Facile Synthesis,
Photoluminescence, and Ultrafast Photonics," *Advanced Optical Materials*, vol. 5, no.
24, p. 1700884, 2017, doi: <u>https://doi.org/10.1002/adom.201700884</u>.

[156] J.-K. Qin, C. Wang, L. Zhen, L.-J. Li, C.-Y. Xu, and Y. Chai, "Van der Waals heterostructures with one-dimensional atomic crystals," *Prog. Mater Sci.*, vol. 122, p. 100856, 2021/10/01/ 2021, doi: <u>https://doi.org/10.1016/j.pmatsci.2021.100856</u>.

[157] J.-K. Qin *et al.*, "Anisotropic Signal Processing with Trigonal Selenium Nanosheet Synaptic Transistors," *ACS Nano*, vol. 14, no. 8, pp. 10018-10026, 2020/08/25 2020, doi: 10.1021/acsnano.0c03124.

[158] Y. Du *et al.*, "One-Dimensional van der Waals Material Tellurium: Raman Spectroscopy under Strain and Magneto-Transport," (in eng), *Nano Lett.*, vol. 17, no. 6, pp. 3965-3973, Jun 14 2017, doi: 10.1021/acs.nanolett.7b01717.

[159] J. Chen *et al.*, "Chemical Vapor Deposition of Large-Size Monolayer MoSe(2) Crystals on Molten Glass," (in eng), *J. Am. Chem. Soc.*, vol. 139, no. 3, pp. 1073-1076, Jan 25 2017, doi: 10.1021/jacs.6b12156.

[160] L. Liu *et al.*, "Phase-selective synthesis of 1T' MoS(2) monolayers and heterophase bilayers," (in eng), *Nat. Mater.*, vol. 17, no. 12, pp. 1108-1114, Dec 2018, doi: 10.1038/s41563-018-0187-1.

[161] Z. Lin *et al.*, "Controllable Growth of Large–Size Crystalline MoS2 and Resist-Free Transfer Assisted with a Cu Thin Film," *Sci. Rep.*, vol. 5, no. 1, p. 18596, 2015/12/21 2015, doi: 10.1038/srep18596.

[162] H. E. Lim *et al.*, "Monolayer MoS2 growth at the Au–SiO2 interface," *Nanoscale*, 10.1039/C9NR05119H vol. 11, no. 42, pp. 19700-19704, 2019, doi: 10.1039/C9NR05119H.

[163] Q. Wang *et al.*, "Wafer-Scale Highly Oriented Monolayer MoS<sub>2</sub> with Large Domain Sizes," (in eng), *Nano Lett.*, vol. 20, no. 10, pp. 7193-7199, 2020/10// 2020, doi: 10.1021/acs.nanolett.0c02531.

[164] G. Kresse and J. Furthmüller, "Efficient iterative schemes for ab initio total-energy calculations using a plane-wave basis set," *Phys. Rev. B*, vol. 54, no. 16, pp. 11169-11186, 10/15/1996, doi: 10.1103/PhysRevB.54.11169.

[165] J. P. Perdew, K. Burke, and M. Ernzerhof, "Generalized Gradient Approximation Made Simple," *Phys. Rev. Lett.*, vol. 77, no. 18, pp. 3865-3868, 10/28/ 1996, doi: 10.1103/PhysRevLett.77.3865.

[166] X. Zhou, Y. Wu, X. Yang, and C. Huang, "Numerical Analysis of an Inline Metal-Organic Chemical Vapour Deposition Process Based on Sliding-Mesh Modelling," *Coatings*, vol. 10, no. 12, p. 1198, 2020. [Online]. Available: https://www.mdpi.com/2079-6412/10/12/1198.

[167] F. Zhang *et al.*, "Controlled synthesis of 2D transition metal dichalcogenides: from vertical to planar MoS2," *2D Materials*, vol. 4, no. 2, p. 025029, 2017/02/08 2017, doi: 10.1088/2053-1583/aa5b01.

[168] A. V. Allain, J. Kang, K. Banerjee, and A. Kis, "Electrical contacts to twodimensional semiconductors," *Nat. Mater.*, vol. 14 12, pp. 1195-205, 2015.

[169] Y. Wang *et al.*, "Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors," (in eng), *Nature*, vol. 568, no. 7750, pp. 70-74, Apr 2019, doi: 10.1038/s41586-019-1052-3.

[170] K. Sotthewes *et al.*, "Universal Fermi-Level Pinning in Transition-Metal Dichalcogenides," *J. Phys. Chem. C,* vol. 123, no. 9, pp. 5411-5420, 2019/03/07 2019, doi: 10.1021/acs.jpcc.8b10971.

[171] J. Tersoff, "Schottky Barrier Heights and the Continuum of Gap States," *Phys. Rev. Lett.*, vol. 52, no. 6, pp. 465-468, 02/06/ 1984, doi: 10.1103/PhysRevLett.52.465.

[172] R. T. Tung, "The physics and chemistry of the Schottky barrier height," *Applied Physics Reviews*, vol. 1, no. 1, 2014, doi: 10.1063/1.4858400.

[173] Z. Cao, F. Lin, G. Gong, H. Chen, and J. Martin, "Low Schottky barrier contacts to 2H-MoS2 by Sn electrodes," *Appl. Phys. Lett.*, vol. 116, no. 2, 2020, doi: 10.1063/1.5094890.

[174] S.-S. Chee *et al.*, "Lowering the Schottky Barrier Height by Graphene/Ag Electrodes for High-Mobility MoS2 Field-Effect Transistors," *Adv. Mater.*, vol. 31, no. 2, p. 1804422, 2019, doi: <u>https://doi.org/10.1002/adma.201804422</u>.

[175] X. Cui *et al.*, "Low-Temperature Ohmic Contact to Monolayer MoS2 by van der Waals Bonded Co/h-BN Electrodes," *Nano Lett.*, vol. 17, no. 8, pp. 4781-4786, 2017/08/09 2017, doi: 10.1021/acs.nanolett.7b01536.

[176] S. Das, H.-Y. Chen, A. V. Penumatcha, and J. Appenzeller, "High Performance Multilayer MoS2 Transistors with Scandium Contacts," *Nano Lett.*, vol. 13, no. 1, pp. 100-105, 2013/01/09 2013, doi: 10.1021/nl303583v.

[177] C. D. English, G. Shine, V. E. Dorgan, K. C. Saraswat, and E. Pop, "Improved Contacts to MoS2 Transistors by Ultra-High Vacuum Metal Deposition," *Nano Lett.*, vol. 16, no. 6, pp. 3824-3830, 2016/06/08 2016, doi: 10.1021/acs.nanolett.6b01309.

[178] C. Kim *et al.*, "Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides," *ACS Nano*, vol. 11, no. 2, pp. 1588-1596, 2017/02/28 2017, doi: 10.1021/acsnano.6b07159.

[179] J. Wang *et al.*, "Transferred metal gate to 2D semiconductors for sub-1 V operation and near ideal subthreshold slope," *Sci. Adv.*, vol. 7, no. 44, p. eabf8744, 2021, doi: doi:10.1126/sciadv.abf8744.

[180] J. Wang *et al.*, "Low-Power Complementary Inverter with Negative Capacitance 2D Semiconductor Transistors," *Adv. Funct. Mater.*, vol. 30, no. 46, p. 2003859, 2020, doi: <u>https://doi.org/10.1002/adfm.202003859</u>.

[181] J. A. Thiele and M. P. d. Cunha, "Platinum and palladium hightemperature transducers on langasite," *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control,* vol. 52, no. 4, pp. 545-549, 2005, doi: 10.1109/TUFFC.2005.1428035.

[182] C. Liu, T. Hu, Y. Wu, H. Gao, Y. Yang, and W. Ren, "2D selenium allotropes from first principles and swarm intelligence," *J. Phys.: Condens. Matter*, vol. 31, no. 23, p. 235702, 2019/03/29 2019, doi: 10.1088/1361-648X/ab059d.

[183] P. E. Blöchl, "Projector augmented-wave method," *Phys. Rev. B*, vol. 50, no. 24, pp. 17953-17979, 12/15/ 1994, doi: 10.1103/PhysRevB.50.17953.

[184] R. Jonchiere, A. P. Seitsonen, G. Ferlat, A. M. Saitta, and R. Vuilleumier, "Erratum: "Van der Waals effects in ab initio water at ambient and supercritical conditions" [J. Chem. Phys. 135, 154503 (2011)]," *J. Chem. Phys.*, vol. 143, no. 20, 2015, doi: 10.1063/1.4934928.

[185] J. G. Simmons, "Generalized Formula for the Electric Tunnel Effect between Similar Electrodes Separated by a Thin Insulating Film," *J. Appl. Phys.*, vol. 34, no. 6, pp. 1793-1803, 2004, doi: 10.1063/1.1702682.

[186] H. Choi *et al.*, "A steep switching WSe₂ impact ionization field-effect transistor," *Nat. Commun.*, vol. 13, no. 1, p. 6076, 2022/10/14 2022, doi: 10.1038/s41467-022-33770-3.

[187] J. Wang *et al.*, "Steep Slope p-type 2D WSe₂ Field-Effect Transistors with Van Der Waals Contact and Negative Capacitance," in *2018 IEEE International Electron Devices Meeting (IEDM)*, 1-5 Dec. 2018 2018, pp. 22.3.1-22.3.4, doi: 10.1109/IEDM.2018.8614493.

[188] Z. Cheng *et al.*, "Distinct Contact Scaling Effects in MoS2 Transistors Revealed with Asymmetrical Contact Measurements," *Adv. Mater.*, vol. 35, no. 21, p. 2210916, 2023, doi: <u>https://doi.org/10.1002/adma.202210916</u>.

[189] J.-R. Chen *et al.*, "Control of Schottky Barriers in Single Layer MoS2 Transistors with Ferromagnetic Contacts," *Nano Lett.*, vol. 13, no. 7, pp. 3106-3110, 2013/07/10 2013, doi: 10.1021/nl4010157.

[190] M. Farmanbar and G. Brocks, "Controlling the Schottky barrier at ${\rm MoS}_{2}^{5}$, metal contacts by inserting a BN monolayer," *Phys. Rev. B*, vol. 91, no. 16, p. 161304, 04/17/2015, doi: 10.1103/PhysRevB.91.161304.

[191] J. Wang *et al.*, "High Mobility MoS2 Transistor with Low Schottky Barrier Contact by Using Atomic Thick h-BN as a Tunneling Layer," *Adv. Mater.*, vol. 28, no. 37, pp. 8302-8308, 2016, doi: <u>https://doi.org/10.1002/adma.201602757</u>.