Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor | Multi-disciplinary Studies | en_US |
| dc.contributor | Department of Electronic Engineering | en_US |
| dc.creator | Lam, Chi-kin | - |
| dc.identifier.uri | https://theses.lib.polyu.edu.hk/handle/200/1621 | - |
| dc.language | English | en_US |
| dc.publisher | Hong Kong Polytechnic University | - |
| dc.rights | All rights reserved | en_US |
| dc.title | Study of IEEE 1149.4 mixed-signal test bus and its application | en_US |
| dcterms.abstract | This dissertation has discussed means and techniques to improve Mixed-signal testing of analog integrated systems in industrial environment by using the innovation of IEEE boundary scan techniques. The IEEE std. 1149.1 is widely used since it was introduced in 1990. The proposed IEEE P1149. Mixed-signal Boundary Scan standard extends the IEEE std. 1149.1 Digital Boundary Scan standard, adding analog and parametric measurement. In the dissertation the proposed IEEE P1149.4 Test Bus was introduced such as basic architecture, Analog Boundary Modules, Analog Test Bus, TBIC, Test Access Port and ATP Controller, etc. Besides, the discussion of the Test Capability of the IEEE P1149.4 will be included in Chapter 4 and also will be analysed in detail as how to apply this proposed standard in the Mixed-signal testing. There are two case studies in Chapter 5. The purpose of these two case studies is to investigate the effect of the test performance after implementing the IEEE P1149.4. It revealed that the key impact on the analog testing is the parasitic effect of the test bus because it will limit signal bandwidth and distort test signal. This will de-grade the testing performance. In order to eliminate the parasitic effect of the testing bus, there are many methods to cope with such testing de-gradation. Although this will complicate the testing procedure, it can remove or reduce the parasitic effect efficiently. Two of these methods are introduced in chapter 6. One is an 'Intrinsic Response Extraction Algorithm' and the other one is the using of 'High Speed Test Bus'. Approval of the proposed IEEE P1149.4 standard by the test community/industry is expected in the near future and consists of an extension to 1149.1, defining the structures that are to be added to an 1149.1 -compliant chip, in order to simplify the testing of Mix-signal circuits. | en_US |
| dcterms.extent | viii, 81 leaves : ill. ; 30 cm | en_US |
| dcterms.isPartOf | PolyU Electronic Theses | en_US |
| dcterms.issued | 2001 | en_US |
| dcterms.educationalLevel | All Master | en_US |
| dcterms.educationalLevel | M.Sc. | en_US |
| dcterms.LCSH | Hong Kong Polytechnic University -- Dissertations | en_US |
| dcterms.LCSH | Mixed signal circuits -- Testing | en_US |
| dcterms.accessRights | restricted access | en_US |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| b16259932.pdf | For All Users (off-campus access for PolyU Staff & Students only) | 2.64 MB | Adobe PDF | View/Open |
Copyright Undertaking
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item:
https://theses.lib.polyu.edu.hk/handle/200/1621