Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor | Department of Electronic and Information Engineering | en_US |
| dc.creator | Kam, Kwok-wah | - |
| dc.identifier.uri | https://theses.lib.polyu.edu.hk/handle/200/2025 | - |
| dc.language | English | en_US |
| dc.publisher | Hong Kong Polytechnic University | - |
| dc.rights | All rights reserved | en_US |
| dc.title | A low power high performance 64KBit CMOS SRAM design | en_US |
| dcterms.abstract | A 64KBit CMOS SRAM with an access time of 55ns under single 5V supply has been developed with 0.35um process technology to provide fast access and low power dissipation by using highly optimized architecture. Hierarchical simplified models are developed to determine the delay, power and area of the SRAM. To achieve the requirement of the design, new SRAM cell with area of 15.81um2, new hierarchical decoding scheme, new read & write control scheme, differential voltage sense amplifier and data input & output buffer were developed. This work evaluates the voltage and delay limitation of CMOS technology and how SRAM circuits can maximize the utility of CMOS device without degraded reliability and performance. Process enhancement is not necessary to implement the circuits. The contribution of this work include, [1] evaluation of the CMOS device reliability issues related to the SRAM circuits, [2] development of a dual voltage SRAM to achieve the low power and small area of the SRAM design, [3] development of a reduced element word line driver for hierarchical X decoder. With these design techniques building blocks necessary for SRAM circuits can be implemented. This can reduce the 64KBit SRAM access time to 70% and power dissipation to 50% of the conventional high speed CMOS SRAM. | en_US |
| dcterms.extent | 108 leaves : ill. ; 30 cm | en_US |
| dcterms.isPartOf | PolyU Electronic Theses | en_US |
| dcterms.issued | 2003 | en_US |
| dcterms.educationalLevel | All Master | en_US |
| dcterms.educationalLevel | M.Sc. | en_US |
| dcterms.LCSH | Hong Kong Polytechnic University -- Dissertations | en_US |
| dcterms.LCSH | Metal oxide semiconductors, Complementary | en_US |
| dcterms.LCSH | Random access memory | en_US |
| dcterms.LCSH | Logic circuits | en_US |
| dcterms.LCSH | Digital electronics | en_US |
| dcterms.accessRights | restricted access | en_US |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| b17248711.pdf | For All Users (off-campus access for PolyU Staff & Students only) | 7.18 MB | Adobe PDF | View/Open |
Copyright Undertaking
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item:
https://theses.lib.polyu.edu.hk/handle/200/2025