Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor | Multi-disciplinary Studies | en_US |
| dc.contributor | Department of Electronic and Information Engineering | en_US |
| dc.creator | Tang, Siu-hei | - |
| dc.identifier.uri | https://theses.lib.polyu.edu.hk/handle/200/3681 | - |
| dc.language | English | en_US |
| dc.publisher | Hong Kong Polytechnic University | - |
| dc.rights | All rights reserved | en_US |
| dc.title | On the issues of power dissipation reduction in CMOS combinational logic circuits | en_US |
| dcterms.abstract | Due to increased circuit speed and density, power consumption in CMOS VLSI chips becomes increasingly important. Accurate and efficient power estimation during the design phase is required in order to meet the power specifications. A new model for estimating dynamic power dissipation in CMOS combinational circuits at differing voltages is proposed by Sri Parameswaran and Hui Guo [1] to facilitate VLSI designers to build systems with high performance and lower power consumption. The Proposed model deals with power dissipation of CMOS combinational circuits running at saturation frequencies, where the output voltage does not reach 100% of the supply voltage and the output voltage is almost a triangular waveform. This model shows that the dynamic power consumption at saturation frequencies is only dependent on the supply voltage and is independent of load capacitance and switching speed. Moreover, it also shows that when a circuit is working in the saturation frequency range, as the frequency is increased, the performance/power ratio is increased. With this power estimation model, it can be used to design systems that contain different combinational logic blocks to have different supply voltages. The power dissipation of such systems would be lower when compare to the same systems with a single supply voltage. The purpose of this dissertation is to study and verify the theory proposed in this power estimation model used for CMOS combinational circuits. In addition, selected CMOS combinational circuits will be simulated using SPICE to verify the concept of power dissipation reduction using this model. | en_US |
| dcterms.extent | ix, 118 leaves : ill. ; 31 cm | en_US |
| dcterms.isPartOf | PolyU Electronic Theses | en_US |
| dcterms.issued | 2000 | en_US |
| dcterms.educationalLevel | All Master | en_US |
| dcterms.educationalLevel | M.Sc. | en_US |
| dcterms.LCSH | Logic circuits | en_US |
| dcterms.LCSH | Hong Kong Polytechnic University -- Dissertations | en_US |
| dcterms.accessRights | restricted access | en_US |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| b15177051.pdf | For All Users (off-campus access for PolyU Staff & Students only) | 3.12 MB | Adobe PDF | View/Open |
Copyright Undertaking
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item:
https://theses.lib.polyu.edu.hk/handle/200/3681