Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor | Multi-disciplinary Studies | en_US |
| dc.creator | Hui, Chi-kwok | - |
| dc.identifier.uri | https://theses.lib.polyu.edu.hk/handle/200/3920 | - |
| dc.language | English | en_US |
| dc.publisher | Hong Kong Polytechnic University | - |
| dc.rights | All rights reserved | en_US |
| dc.title | Generalized RISC simulator | en_US |
| dcterms.abstract | In order to solve the problems, that is, no generalized RISC simulator and limitations of current simulators in the simulation of RISC system, a high level model of RISC simulation is defined. Its RISC description is a new pseudo language which is different from ISP and VHDL. The levels of description are organized to model RISC easily and effectively. The Motorola's RISC system is selected to evaluate the model. Correspondingly, a low level model is defined with complete low level graphic and written RISC description which includes structure, behaviour, timing and interconnection. One simulating tool is designed and implemented. It interprets RISC description, behaves as the simulator of RISC, monitors the parallelism of various execution units of the RISC, and records the execution and status in the RISC pipeline with details. Each simulation processes only behaviour of structure with any signal arrival for the timing specified. Various simulator features are included except that break point is replaced by adjustable step. The state of simulation can be saved and resumed later. The RISC II is selected to test the simulating tool with a manually compiled simple multiplication program. The Digital's Alpha architecture RISC processor is selected to test the high level pseudo language description. At last, the ability of the pseudo language to describe generalized CISC processor is tested by a typical architecture of CISC processor. | en_US |
| dcterms.extent | iv, 120 leaves : ill. ; 30 cm. + computer disk | en_US |
| dcterms.isPartOf | PolyU Electronic Theses | en_US |
| dcterms.issued | 1994 | en_US |
| dcterms.educationalLevel | All Master | en_US |
| dcterms.educationalLevel | M.Sc. | en_US |
| dcterms.LCSH | Reduced instruction set computers | en_US |
| dcterms.LCSH | Hong Kong Polytechnic -- Dissertations | en_US |
| dcterms.accessRights | restricted access | en_US |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| b11829394.pdf | For All Users (off-campus access for PolyU Staff & Students only) | 3.88 MB | Adobe PDF | View/Open |
Copyright Undertaking
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item:
https://theses.lib.polyu.edu.hk/handle/200/3920