Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor | Faculty of Engineering | en_US |
| dc.contributor.advisor | Sham, Chiu-wing Bruce (EIE) | - |
| dc.creator | Chen, Cheng | - |
| dc.identifier.uri | https://theses.lib.polyu.edu.hk/handle/200/8142 | - |
| dc.language | English | en_US |
| dc.publisher | Hong Kong Polytechnic University | - |
| dc.rights | All rights reserved | en_US |
| dc.title | Implementation of TCP/IP protocol based on FPGA | en_US |
| dcterms.abstract | With the rapid development of information and network technology, the demands on the transmission of network data become higher and higher. Compared to processing network packets using hardware method, the conventional way in implementing the TCP/IP protocol based on CPU and software tools, has less efficiency and lower speed. Moreover, when the bandwidth reaches gigabit level, the CPU may not be able to smoothly handle the network data, because of the processors limited speed. FPGA (Field Programmable Gate Array) has rich programmable resources. We can use hardware description language, Verilog HDL or VHDL, to achieve many complex functions. Using a hardware logic circuit to implement the TCP/IP protocol will improve the data processing ability. As the circuit designed for TCP/IP protocol is specific for network data exchange, the processing speed will be much higher, which is beyond the software tools. Meanwhile, as a programmable instrument, FPGA can be properly configured to satisfy different needs of different users. Nowadays there are many different kinds of tools for FPGA developing, with strong functions and high intelligence, from input, synthesize and simulation to configuration and optimization. These all help to reduce the development cycle time and cost. And many functional modules also have been generated into different Intellectual Property cores, which is also helpful to save time. Under this background, this dissertation is completed with the help of design platform Quartus II and simulation tool Modelsim. Through this project, I have strengthened my knowledge of TCP/IP protocol and FPGA. | en_US |
| dcterms.extent | xii, 82 leaves : illustrations ; 30 cm | en_US |
| dcterms.isPartOf | PolyU Electronic Theses | en_US |
| dcterms.issued | 2014 | en_US |
| dcterms.educationalLevel | All Master | en_US |
| dcterms.educationalLevel | M.Sc. | en_US |
| dcterms.LCSH | Electronic data processing. | en_US |
| dcterms.LCSH | Computer networks -- Design and construction. | en_US |
| dcterms.LCSH | Hong Kong Polytechnic University -- Dissertations | en_US |
| dcterms.accessRights | restricted access | en_US |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| b28194792.pdf | For All Users (off-campus access for PolyU Staff & Students only) | 9.99 MB | Adobe PDF | View/Open |
Copyright Undertaking
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item:
https://theses.lib.polyu.edu.hk/handle/200/8142