|Title:||A chipset design for VQ encoder|
|Subject:||Signal processing -- Digital techniques|
Data compression (Telecommunication)
Hong Kong Polytechnic University -- Dissertations
Department of Electronic Engineering
|Pages:||ix, 146 leaves : ill. ; 31 cm|
|Abstract:||In this project, a VQ chip using modular arithmetic technique is designed based on the vector quantization encoding algorithm suggested by Y.H. Chan and W.C. Siu . The design is simulated and implemented. This project also covered and solved the problems encountered during the use of modular arithmetic to perform the VQ algorithm. A modified searching algorithm is developed accordingly for searching the best-matched codeword for an input vector The overall performance of VQ chip is measured in terms of the computational effort, the objective performance measurement and the subjective performance measurement. Further possible improvement on the dissertation is also suggested.|
Files in This Item:
|b14854132.pdf||For PolyU Staff & Students||5.52 MB||Adobe PDF||View/Open|
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item: