|Title:||A case study of design-for-testability of mixed signal telephony ringer integrated circuit|
|Subject:||Integrated circuits -- Testing|
Hong Kong Polytechnic University -- Dissertations
Department of Electronic Engineering
|Pages:||ix, 143 leaves : ill. ; 31 cm|
|Abstract:||The increased complexity of mixed analog/digital circuits and the need to control production costs is stimulating considerable research efforts worldwide to address the problem of design for testability. However, the external cables between the tester and the chip introduce parasitic that affect test quality, expensive mixed-signal testers are required to minimise circuit noise and improve on measurement techniques. In addition, it is not always possible to bring internal signals to the I/O pins without significantly degrading performance. Besides the tester accuracy issues, the time to generate and apply test patterns during production-time testing can easily become too long. An attractive alternative to cope with the problems above is to move some or all of the tester functions onto the chip itself or onto the board on which the chips are mounted. The high volume production of mixed analog/digital signal ICs is desired to reduce the cost per chip during production-time testing by the manufacturer. In this report, an efficient fault diagnostic methodology for mixed analog/digital ICs is presented. The proposed method is based on two separate test techniques: a reconfiguration-based DFT (i.e. oscillation-test strategy) and a power supply measurement technique. A CMOS telephone ringer circuit is used to demonstrate the effectiveness of the test method. The advantages of the presented test techniques include a high fault coverage, reduced test time, very simple test procedure, and elimination of the test vector process. This testing approach eliminates the need for costly specification tests and may be considered as a low-cost test method because no complicated circuit overhead is required. The results show that a multiple op-amp ring oscillation test technique can incorporate all existing op-amps on the chip and it can be achieved high fault coverage by analyzing a single oscillation frequency together with the dc current measurement. The proposed test techniques can be practically integrated in a built-in self test (BIST) structure and the oscillation frequency, which can be considered as a digital signal, can be easily interfaced to boundary scan or other test methods dedicated to the logic part of the chip under test.|
Files in This Item:
|b14792540.pdf||For PolyU Staff & Students||3.66 MB||Adobe PDF||View/Open|
As a bona fide Library user, I declare that:
- I will abide by the rules and legal ordinances governing copyright regarding the use of the Database.
- I will use the Database for the purpose of my research or private study only and not for circulation or further reproduction or any other purpose.
- I agree to indemnify and hold the University harmless from and against any loss, damage, cost, liability or expenses arising from copyright infringement or unauthorized usage.
By downloading any item(s) listed above, you acknowledge that you have read and understood the copyright undertaking as stated above, and agree to be bound by all of its terms.
Please use this identifier to cite or link to this item: